MP2196

5.5V, 6A, Synchronous Step-Down Converter with Low 4.5µA I_Q in SOT583 Package

DESCRIPTION

The MP2196 is a monolithic, step-down, switch-mode converter with built-in internal power MOSFETs. It achieves up to 6A of continuous output current (I_{OUT}) from a 2.4V to 5.5V input voltage (V_{IN}) range, with excellent load and line regulation. The output voltage (V_{OUT}) can be regulated to as low as 0.4V.

The constant-on-time (COT) control scheme provides fast transient response and facilitates loop stabilization. Fault protections include cycle-by-cycle current limiting and thermal shutdown.

The MP2196 is well-suited for a wide range of applications, including high-performance digital signal processors (DSPs), wireless power, portable and mobile devices, and other low-power systems.

The MP2196 requires a minimal number of readily available, standard external components. It is available in an ultra-small SOT583 package.

FEATURES

- Wide 2.4V to 5.5V Operating Input Voltage (V_{IN}) Range
- Up to 6A Output Current (I_{OUT})
- 15mΩ and 9mΩ Internal Power MOSFET Switches
- Low Quiescent Current (I_Q): 4.5µA Typical
- 1.25MHz Fixed Switching Frequency (f_{SW})
- Enable (EN) Function
- High Feedback Accuracy:
  - ±0.75% at Junction Temperature (T_J) = 25°C
  - ±1% at T_J = -40°C to +125°C
- Output Discharge Function
- Power Good (PG) Indication
- Adjustable Output Voltage (V_{OUT}) from 0.4V
- Internal Soft Start (SS)
- Pre-Biased Start-Up
- Short-Circuit Protection (SCP) with Hiccup Mode
- Thermal Shutdown
- Available in an SOT583 Package

MPL Optimized Performance with MPS Inductor MPL-AL4020 Series

APPLICATIONS

- IP Cameras
- Notebooks and PCs
- SSDs/Optical Modules
- Multi-Function Printers
- Battery-Powered Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. “MPS”, the MPS logo, and “Simple, Easy Solutions” are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

TYPICAL APPLICATION





MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
MP2196GTL	SOT583	*See Below*	1

* For Tape & Reel, add suffix -Z (e.g. MP2196GTL-Z).

TOP MARKING

CAFY
LLL

CAF: Product code of MP2196GTL
Y: Year code
LLL: Lot number

PACKAGE REFERENCE



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

PIN FUNCTIONS

Pin #	Name	Description
1	VIN	**Supply voltage.** The MP2196 operates from a 2.4V to 5.5V input voltage (V_{IN}). A decoupling capacitor is required to prevent large voltage spikes from appearing at the input.
2, 3	SW	**Output switching node.** SW is the drain of the internal, high-side P-channel MOSFET. Connect the inductor to SW to complete the converter.
4	GND	**Power ground.**
5	AGND	**Signal ground.**
6	FB	**Feedback pin.** An external resistor divider connected from the output to AGND, tapped to the FB pin, sets the output voltage (V_{OUT}).
7	PG	**Power good indicator.** The output of this pin is an open drain. A pull-up resistor connected to a DC voltage is required to indicate a logic high signal if V_{OUT} is within regulation.
8	EN	**On/off control.** EN is an input signal that turns the regulator on and off. Drive EN high to turn the regulator on; drive EN low to turn it off. Connect EN to VIN through a pull-up resistor or a resistive voltage divider for automatic start-up.

ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (V_{IN}) 6.5V
V_{SW}.....
..-0.3V (-5V for <10ns) to +6.5V (+8V for <10ns)
All other pins .....-0.3V to +6.5V
Junction temperature (T_J) .....150°C
Lead temperature .....260°C
Continuous power dissipation (T_A = 25°C) (2) (4)
……. 2.3W
Storage temperature ..... -65°C to +150°C

Recommended Operating Conditions (3)

Supply voltage (V_{IN}) .....2.4V to 5.5V
Output voltage (V_{OUT})..... 0.4V to V_{IN} x D_{MAX}
Operating junction temp (T_J).... -40°C to +125°C

Thermal Resistance θ_{JA} θ_{JC}

SOT583
EVL2196-TL-00A (4).....58....13..°C/W
JESD51-7 (5)……...120....55..°C/W

Notes:

1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{JA}, and the ambient temperature, T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA}. Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on a EVL2196-TL-00A, 2-layer, 63.5mmx63.5mm PCB.
5) Measured on a JESD51-7, 4-layer PCB. The value of θ_{JA} given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS

V_{IN} = 5V, T_J = -40°C to +125°C (6), typical value is tested at T_J = 25°C. The over-temperature (OT) limit is derived by characterization, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Input voltage (V_{IN}) range			2.4		5.5	V
Under-voltage lockout (UVLO) rising threshold	$V_{INUVLO-R}$			2.25	2.35	V
UVLO threshold hysteresis	$V_{INUVLO-HYS}$			200		mV
Supply current (shutdown)	I_{SD}	V_{EN} = 0V, T_J = 25°C		0.2	0.5	µA
Supply current (quiescent)	I_Q	V_{EN} = 2V, V_{FB} = 0.405V, T_J = 25°C		4.5	5.5	µA
Feedback voltage	V_{FB}	T_J = 25°C	397	400	403	mV
		T_J = -40°C to +125°C (7)	396	400	404	
Feedback current	I_{FB}	V_{FB} = 0.405V		10	50	nA
P-channel MOSFET (P-FET) on resistance	$R_{DS(ON)_P}$	V_{IN} = 5V		15		mΩ
N-channel MOSFET (N-FET) on resistance	$R_{DS(ON)_N}$	V_{IN} = 5V		9		mΩ
P-FET switch leakage	SW_{LKG_P}	V_{EN} = 0V, V_{SW} = 0V, T_J = 25°C		0	1	µA
N-FET switch leakage	SW_{LKG_N}	V_{EN} = 0V, V_{SW} =5V, T_J = 25°C		2	3	µA
Switching frequency	f_{SW}	V_{IN} = 5V, V_{OUT} = 1.2V, operating under CCM	1100	1250	1400	kHz
Minimum on time (7)	t_{MIN-ON}			40		ns
P-FET peak current limit	I_{LIM_PEAK}	T_J = 25°C	7	9	11	A
N-FET valley current limit	I_{LIM_VALLEY}	T_J = 25°C	6	8	10	A
Zero-current detection (ZCD)	I_{ZCD}			100		mA
Soft-start time	t_{SS}	Time from 5% to 95% of the nominal output voltage (V_{OUT})		1		ms
Power good (PG) lower trip rising threshold	$PG_{LOWER-R}$	PG from low to high		95		%
PG lower trip falling threshold	$PG_{LOWER-F}$	PG from high to low		90		%
PG upper trip rising threshold	$PG_{UPPER-R}$	PG from high to low		110		%
PG upper trip falling threshold	$PG_{UPPER-F}$	PG from low to high		105		%
PG rising delay	$t_{PG_R_DLY}$	PG rising edge		50		µs
PG falling delay	$t_{PG_F_DLY}$	PG falling edge		35		µs
PG sink current capability	V_{PG-L}	Sink 1mA			0.4	V
Enable (EN) turn-on delay	$t_{EN_ON_DLY}$	EN on to SW active		500		µs
EN turn-off delay	$t_{EN_OFF_DLY}$	EN off to stop switching		10		µs

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS *(continued)*

V_{IN} = 5V, T_J = -40°C to +125°C [6], typical value is tested at T_J = 25°C. The OT limit is derived by characterization, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
EN input logic low voltage	V_{EN_LOW}				0.4	V
EN input logic high voltage	V_{EN_HIGH}		1.2			V
EN pull-down resistor	R_{EN}			1.65		MΩ
Output discharge resistor	R_{DIS}	V_{EN} = 0V, V_{OUT} = 1.2V		54		Ω
EN input current	I_{EN}	V_{EN} = 2V		0.1		µA
		V_{EN} = 0V		0		µA
Thermal shutdown [7]	T_{SD}			150		°C
Thermal hysteresis [7]	T_{SD_HYS}			20		°C

Notes:

6) Not tested in production. Derived by over-temperature correlation.
7) Derived by sample characterization. Not tested in production.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

TYPICAL CHARACTERISTICS

V_{IN} = 5V, V_{OUT} = 1.2V, L = 0.47µH, T_A = 25°C, unless otherwise noted.

Efficiency vs. Load Current

V_{OUT} = 1.2V, L = 0.47µH, DCR = 6.2mΩ



Efficiency vs. Load Current

V_{OUT} = 1V, L = 0.47µH, DCR = 6.2mΩ



Efficiency vs. Load Current

V_{OUT} = 1.8V, L = 0.47µH, DCR = 6.2mΩ



Efficiency vs. Load Current

V_{OUT} = 2.5V, L = 0.47µH, DCR = 6.2mΩ



Efficiency vs. Load Current

V_{OUT} = 3.3V, L = 0.47µH, DCR = 6.2mΩ



Load Regulation

V_{OUT} = 1.2V



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

TYPICAL CHARACTERISTICS *(continued)*

V_{IN} = 5V, V_{OUT} = 1.2V, L = 0.47µH, T_A = 25°C, unless otherwise noted.

Line Regulation

V_{OUT} = 1.2V



Case Temperature Rise vs. Load Current

V_{OUT} = 1.2V



Reference Voltage vs. Temperature



V_{IN} Rising and Falling Threshold vs.Temperature



Frequency vs. Temperature



Quiescent Current vs. Input Voltage



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 5V, V_{OUT} = 1.2V, L = 0.47µH, T_A = 25°C, unless otherwise noted.

Output Voltage Ripple

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 0A



Output Voltage Ripple

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 6A



Start-Up through VIN

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 0A



Start-Up through VIN

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 6A



Shutdown through VIN

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 0A



Shutdown through VIN

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 6A



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 5V, V_{OUT} = 1.2V, L = 0.47µH, T_A = 25°C, unless otherwise noted.

Start-Up through EN

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 0A



Start-Up through EN

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 6A



Shutdown through EN

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 0A



Shutdown through EN

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 6A



SCP Entry

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 0A



SCP Entry

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 6A



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 5V, V_{OUT} = 1.2V, L = 0.47µH, T_A = 25°C, unless otherwise noted.

SCP Recovery

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 0A



SCP Recovery

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 6A



Load Transient Response

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 0A to 3A,
2.5A/µs with e-load



Load Transient Response

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 0A to 6A,
2.5A/µs with e-load



Load Transient Response

V_{IN} = 5V, V_{OUT} = 1.2V, I_{OUT} = 3A to 6A,
2.5A/µs with e-load



MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

FUNCTIONAL BLOCK DIAGRAM



Figure 1: Functional Block Diagram

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

OPERATION

The MP2196 uses constant-on-time (COT) control with input voltage (V_{IN}) feed-forward to stabilize the switching frequency (f_{SW}) across the full V_{IN} range. It achieves up to 6A of continuous output current (I_{OUT}) from a 2.4V to 5.5V V_{IN}, with excellent load and line regulation. The output voltage (V_{OUT}) can be regulated to as low as 0.4V.

Constant-On-Time (COT) Control

Compared to fixed-frequency pulse-width modulation (PWM) control, COT control offers a simpler control loop and a faster transient response. By using V_{IN} feed-forward, the MP2196 maintains a nearly constant f_{SW} across the V_{IN} and V_{OUT} ranges. The switching pulse on time (t_{ON}) can be calculated with Equation (1):

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \times 0.83\mu s \quad (1)$$

To prevent inductor current (I_L) runaway during load transients, the MP2196 has a fixed minimum off time and valley current protection.

Sleep Mode Operation

The MP2196 features sleep mode to achieve high efficiency at extremely light loads. In sleep mode, most of the circuit blocks' input currents drop; specifically, the error amplifier (EA) and PWM comparator.

When the load gets lighter, the MP2196 slows down f_{SW}. If the off time is longer than 3.5μs, the MP2196 enters sleep mode.

The MP2196 exits sleep mode if there is a high-side pulse.

Advanced Asynchronous Modulation (AAM) Mode during Light-Load Operation

Advanced asynchronous modulation (AAM) mode is a power-saving mode that the MP2196 implements to guarantee high light-load efficiency for applications with a large duty cycle.

Figure 2 shows the AAM mode control theory. The AAM mode current is the internal AAM current threshold. The switching on time is determined by on-timer generator or the AAM mode comparator. The longer time between these two values is used for the on time.



Figure 2: AAM Mode Control Logic

Figure 3 shows when the AAM mode comparator's pulse is longer than the on-time generator. I_L must ramp up until it reaches the AAM mode threshold, then the low-side MOSFET (LS-FET) can turn off so that I_L can ramp down.



Figure 3: AAM Comparator Controls t_{ON}

Figure 4 shows when the AAM mode comparator's pulse is shorter than on-time generator. I_L is determined by the normal on time if the peak current already exceeds the AAM threshold. The AAM threshold does not determine the on time under this condition.



Figure 4: On-Timer Controls t_{ON}

The MP2196 has a zero-current detection (ZCD) circuit to judge whether I_L starts to reverse. When I_L reaches the ZCD threshold, the LS-FET turns off.

AAM mode works with the ZCD circuit to ensure that the MP2196 always work in discontinuous conduction mode (DCM) under light loads, even if V_{OUT} is almost equal to V_{IN}.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

Enable (EN)

When V_{IN} exceeds the under-voltage lockout (UVLO) threshold, the MP2196 can be enabled by pulling the EN pin above 1.2V. Leave the EN pin floating or pull it down to ground to disable the MP2196. There is an internal 1.65MΩ resistor connected from EN pin to ground.

When the device is disabled, the part goes into output discharge mode automatically, and its internal discharge MOSFET provides a resistive discharge path for the output capacitor.

Internal Soft Start (SS)

The MP2196 has internal soft start (SS) that ramps up V_{OUT} at a controlled slew rate to prevent overshoot during start-up. The soft-start time (t_{SS}) is typically 1ms.

Current Limit

The MP2196 has a high-side MOSFET (HS-FET) current limit. When the HS-FET reaches its current limit, the MP2196 remains in hiccup mode until the current drops. This prevents I_L from continuing to rise and possibly damaging the components.

Short-Circuit Protection (SCP) and Recovery

The MP2196 enters short-circuit protection (SCP) mode when it reaches the current limit, and it tries to recover with hiccup mode. The MP2196 disables the output power stage, discharges the soft-start capacitor, and then automatically tries to SS again. If the short-circuit condition remains after SS ends, the MP2196 repeats this cycle until the short-circuit condition disappears and V_{OUT} rises back to its regulation level.

Power Good (PG) Indicator

The MP2196 has an open-drain output and requires an external pull-up resistor (100kΩ to 500kΩ) for power good (PG) indication. When the feedback voltage (V_{FB}) exceeds 90% of the regulation voltage, the PG pin's voltage (V_{PG}) is pulled up to V_{OUT} or V_{IN} by the external resistor. If V_{FB} exceeds this window, the internal MOSFET pulls PG to ground.

When VIN and EN are not available, PG is clamped low, even though PG is tied to an external DC source through a pull-up resistor. Figure 5 shows the relationship between the PG voltage and the pull-up current.



Figure 5: PG Clamped Voltage

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

APPLICATION INFORMATION

COMPONENT SELECTION

Setting the Output Voltage

The external resistor divider sets the output voltage (V_{OUT}) (see Figure 6). Select the feedback resistor (R1, typically between 100kΩ and 200kΩ) that reduces the V_{OUT} leakage current. There is no strict requirement on the feedback resistor. Select R1 to exceed 10kΩ. R2 can then be estimated with Equation (2):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.4} - 1} \quad (2)$$

Figure 6 shows the feedback circuit.



Figure 6: Feedback Network

Table 1 shows the recommended parameters for common V_{OUT} values.

Table 1: Parameter Selection for Common Output Voltages

V_{OUT} (V)	R1 (kΩ)	R2 (kΩ)	L (µH)
1	100	64.9	0.47
1.2	100	49.9	0.47
1.8	105	30	0.47
2.5	105	20	0.47
3.3	110	15	0.47

Selecting the Inductor

MPL **Optimized Performance with MPS Inductor MPL-AL4020 Series**

Most applications work best with a 0.47µH to 1.5µH inductor. Select an inductor with a DC resistance less than 25mΩ to optimize efficiency.

A high-frequency, switch-mode power supply with a magnetic device has strong electromagnetic inference (EMI) within the system. Do not use unshielded power inductors, as they provide poor magnetic shielding. Shielded inductors, such as metal alloy or multi-player chip powers, are the best candidates for applications because they effectively decrease interference.

MPS inductors are optimized and tested for use with our complete line of integrated circuits.

Table 2 lists the recommended power inductors. Select a part number based on the design requirements.

Table 2: Recommended Inductor List

Manufacturer PN	Inductance (µH)	Manufacturer
MPL-AL4020-R47	0.47	MPS
MPL-AL4020-R68	0.68	MPS
MPL-AL4020-1R0	1.0	MPS

Visit MonolithicPower.com under Products > Inductors for more information.

For most designs, calculate the inductance (L_1) with Equation (3):

$$L_1 = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}} \quad (3)$$

Where ΔI_L is the inductor ripple current.

Choose an inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current ($I_{L(MAX)}$) is estimated with Equation (4):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2} \quad (4)$$

Selecting the Input Capacitor

The step-down converter has a discontinuous input current, and requires a capacitor to supply the AC current to the converter while maintaining the DC input voltage. Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 10µF capacitor is sufficient. Higher output voltages may require a 22µF capacitor to increase system stability.

The input capacitor requires an adequate ripple current rating because it absorbs the input switching current.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

Calculate the RMS current in the input capacitor (I_{C1}) with Equation (5):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)} \quad (5)$$

The worst-case scenario occurs at $V_{IN} = 2 \times V_{OUT}$, estimated with Equation (6):

$$I_{C1} = \frac{I_{LOAD}}{2} \quad (6)$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality, 0.1μF ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance (ΔV_{IN}) can be calculated with Equation (7):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (7)$$

Selecting the Output Capacitor

The output capacitor (C2, also known as C_{OUT}) stabilizes the DC output voltage. Ceramic capacitors are recommended. Low-ESR capacitors are recommended to limit the output voltage ripple. Estimate the output voltage ripple (ΔV_{OUT}) with Equation (8):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L_1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_{SW} \times C2}\right) \quad (8)$$

Where L_1 is the inductance, and R_{ESR} is the output capacitor's equivalent series resistance (ESR).

When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and causes most of the output voltage ripple. For simplification, ΔV_{OUT} can be calculated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{SW}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (9)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, ΔV_{OUT} can be estimated with Equation (10):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L_1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR} \quad (10)$$

The characteristics of the output capacitor also affect the stability of the regulation system.

PCB Layout Guidelines

Proper layout of the switching power supply is critical for efficient device function. Poor layout design can result in poor line or load regulation and stability issues. For the best results, refer to Figure 7 and follow the guidelines below:

1. Place the high-current paths (GND, IN, and SW) very close to the device with short, direct, and wide traces.
2. Place the input capacitor as close as possible to the VIN and GND pins.
3. Place the external feedback resistors next to the FB pin.
4. Route the switching node (SW) short and away from the feedback network.
5. Route the V_{OUT} sense line away from the power inductor.
6. Place the V_{OUT} sensing point close to C_{OUT}.
7. Add some GND vias around the GND pin based on the application requirements.



Figure 7: Recommended PCB Layout

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

TYPICAL APPLICATION CIRCUITS (8)



Figure 8: Typical Application Circuit (V_{IN} = 2.4V to 5.5V, V_{OUT} = 1.2V/6A)



Figure 9: Typical Application Circuit (V_{IN} = 2.4V to 5.5V, V_{OUT} = 1V/6A)



Figure 10: Typical Application Circuit (V_{IN} = 2.4V to 5.5V, V_{OUT} = 1.8V/6A)

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

TYPICAL APPLICATION CIRCUITS *(continued)* (8)



Figure 11: Typical Application Circuit (V_{IN} = 5V, V_{OUT} = 2.5V/6A)



Figure 12: Typical Application Circuit (V_{IN} = 5V, V_{OUT} = 3.3V/6A)

Note:

8) If V_{IN} < 3.3V, additional input capacitance may be required.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

PACKAGE INFORMATION

SOT583



TOP VIEW



BOTTOM VIEW



FRONT VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
3) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
4) DRAWING IS NOT TO SCALE.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MP2196GTL-Z	SOT583	5000	N/A	N/A	7in	8mm	4mm

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.

REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	1/10/2025	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2025 MPS. All Rights Reserved.