

DESCRIPTION

The EV4420H-J-01A is an evaluation board for the MP4420H/MPQ4420H, a high-frequency, synchronous, rectified, step-down, switch-mode converter with build-in power MOSFETs. It offers a very compact solution to achieve a 2A continuous output current with excellent load and line regulation over a wide input supply range. The MP4420H/MPQ4420H has synchronous mode operation for higher efficiency over the output current load range.

Current-mode operation provides fast transient response and eases loop stabilization.

Full protection features include over-current protection and thermal shut down.

The EV4420H-J-01A is assemble and tested with TSOT23-8 package.

ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Value	Units
Input Voltage	V_{IN}	4-36	V
Output Voltage	V_{OUT}	3.3	V
Output Current	I_{OUT}	2	A

FEATURES

- Wide 4V to 36V Continuous Operating Input Range
- 90mΩ/55mΩ Low RDS(ON) Internal Power MOSFETs
- High-Efficiency Synchronous Mode Operation
- Default 410kHz Switching Frequency
- Synchronizes to a 200kHz to 2.2MHz External Clock
- High Duty Cycle for Automotive Cold-crank
- Power-Save Mode
- Internal Soft-Start
- Power Good
- OCP Protection and Hiccup
- Thermal Shutdown
- Available in AEC-Q100 Grade 1
- Fully Assembled and Tested

APPLICATIONS

- Automotive
- Industrial Control System
- Distributed Power Systems

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance.


“MPS” and “The Future of Analog IC Technology” are Registered Trademarks of Monolithic Power Systems, Inc.

EV4420H-J-01A EVALUATION BOARD




(L x W x H) 2.5" x 2.5" x 0.2"
 (6.35cm x 6.35cm x 0.5cm)

Board Number	MPS IC Number
EV4420H-J-01A	MPQ4420HGJ



EVALUATION BOARD SCHEMATIC




EV4420H-J-01A BILL OF MATERIALS

Qty.	Ref	Value	Description	Package	Manufacture	Manufacture_PN
2	C1, C2	4.7µF	Ceramic Cap., 50V, X7S	0805	muRata	GRM21BC71H475KE11L
1	C3	0.1µF	Ceramic Cap., 50V, X7R	0402	TDK	C1005X7R1C104K
2	C4, C5	0.1µF	Ceramic Cap., 16V, X7R	0402	muRata	GRM155R71C104KA88D
1	C7	22µF	Ceramic Cap., 10V, X7S	0805	TDK	C2012X7S1A226M125AC
1	CIN1	1nF	Ceramic Cap., 50V, X7R	0603	muRata	GRM188R71H102KA01D
1	CIN2	47nF	Ceramic Cap., 50V, X7R	0603	muRata	GRM188R71H473KA61D
1	CIN3	10uF	Ceramic Cap., 50V, X7R	1210	muRata	GRM32ER71H106KA12L
1	CIN5	22µF	Electrolytic Cap.	SMD	Jianghai	VTD-63V22
2	C6, CIN4	NS				
1	FB1		Magnetic Bead, 3A	0603	muRata	BLM18PG330SN1
1	L1	10µH	Inductor, 84mΩ DCR, 3A	SMD	Coilcraft	XAL4040-103ME
1	L2	4.7µH	Inductor, 83mΩ DCR, 3.6A	SMD	TOKO	FDSD0420 4.7uH
			Inductor, 40.1mΩ DCR, 4.5A	SMD	Coilcraft	XAL4040-472ME
1	R1	1M	Film Res., 5%	0402	Yageo	RC0402JR-071ML
1	R2	20	Film Res., 1%	0402	Yageo	RC0402FR-0720RL
1	R3	100k	Film Res., 1%	0402	Yageo	RC0402FR-07100KL
1	R4	20k	Film Res., 1%	0402	Yageo	RC0402FR-0720KL
1	R5	6.34k	Film Res., 1%	0402	Yageo	RC0402FR-076K34L
1	U1		Step-Down Regulator	TSOT23-8	MPS	MPQ4420HGJ
5	VIN, VEMI, GND, VOUT, GND		2.0 Golden Pin		HZ	
4	EN/SYNC, GND, PG, GND		1.0 Golden Pin		HZ	


EVB TEST RESULTS

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $C_{OUT} = 2x22\mu F$, $L = 10\mu H$, $T_A = +25^\circ C$, unless otherwise noted.


Efficiency vs. Load Current




Efficiency vs. Load Current




Thermal Rise




Load Regulation



Line Regulation





EVB TEST RESULTS (continued)
 $V_{IN} = 12V, V_{OUT} = 3.3V, C_{OUT} = 2 \times 22\mu F, L = 10\mu H, T_A = +25^\circ C$, unless otherwise noted.


EVB TEST RESULTS (continued)
 $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $C_{OUT} = 2 \times 22\mu F$, $L = 10\mu H$, $T_A = +25^\circ C$, unless otherwise noted.


EVB TEST RESULTS (continued)

$V_{IN} = 12V$, $V_{OUT} = 3.3V$, $C_{OUT} = 2 \times 22\mu F$, $L = 10\mu H$, $T_A = +25^\circ C$, unless otherwise noted.



PRINTED CIRCUIT LAYOUT




Figure 1 – Top Silk Layer & Top Layer




Figure 2 – IN1 Layer




Figure 3 – IN2 Layer




Figure 4 – Bottom Silk Layer & Bottom Layer

QUICK START GUIDE

1. Connect the positive and negative terminals of the load to the VOUT and GND pins respectively.
2. Preset the power supply output to between 4V to 36V, and then turn it off.
3. Connect the positive and negative terminals of the power supply output to the VIN and GND pins respectively.
4. Turn the power supply on. The MP4420H/MPQ4420H will automatically startup.
5. To use the Enable function, apply a digital input to the EN pin. Drive EN higher than 1.65V to turn on the regulator, drive EN less than 1.05V to turn it off. An internal 500kΩ resistor from EN/SYNC to GND allows EN/SYNC to be floated to shut down the chip.
6. Connect the EN input pin through a pull-up resistor (R1) to any voltage connected to the VIN pin. Make sure R1 big enough to limit the EN input current to less than 150μA. For example, with 12V connected to VIN, make sure $R1 \geq (12V - 6.5V) \div 150\mu A = 36.7k\Omega$. Connect the EN pin directly to a voltage source without any pull-up resistor requires limiting voltage amplitude to $\leq 6V$ to prevent damage to the internal zener diode at EN pin.
7. Connect the EN input pin with an external clock with a range of 200kHz to 2.2MHz after output voltage is set to synchronize the internal clock rising edge to the external clock rising edge. The pulse width of external clock signal should be less than 1.7μs.
8. Use R4 and R5 to set the output voltage with $V_{FB}=0.792V$. For $R4=20k\Omega$, R5 can be determined by:

$$R5 = \frac{R4}{\frac{V_{OUT}}{0.792} - 1}$$

Follow the Application Information section in the device datasheet to recalculate the compensation, inductor and output capacitor values when output voltage is changed.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.