

# PRODUCT RELIABILITY REPORT

Product: MPQ4558/4559/4560/4561-AEC1

Reliability Department Monolithic Power Systems 79 Great Oaks Boulevard San Jose, CA 95119 Tel: 408-826-0600

Fax: 408-826-0601



## 1. Device Information

Product:	MPQ4558/4559/4560/4561-AEC1
Package:	QFN3×3-10 and SOIC8-EP
Process Technology:	BCD
Report Date:	09/22/2016

# 2. Summary of Test Results

Test	#	<b>Test Condition</b>	Lot# or	<b>Test Results</b>	Comment
			<b>Date Code</b>	(S.S./Rej)	
Temperature, Bias,	B1	JESD22-A108,	FA0Z2608	80/0	
and Operating Life		@+125°C for 1000	FA0Z2608B	80/0	
		hours or equivalent	FA0Z2608C	80/0	
E-vi-Life E-iles	Da	AEC 0100 000 @	E4072600	800/0	
Early Life Failure	B2	AEC-Q100-008, @	FA0Z2608B		
Rate (ELFR)		+125°C for 48 hours,	FA0Z2608B	800/0	
		or equivalent	FA0Z2608C	800/0	
ESD: Human Body	E2	AEC-Q100-002	FA0Z2608A	3/0	>2000V
Model (HBM)		-	FA0Z2608B	3/0	
ESD: Device	E3	AEC-Q100-011	FA0Z2608A	3/0	>750V
Charged Model (CDM)			FA0Z2608B	3/0	
Latch-up	E4	AEC-Q100-004	FA0Z2608A	6/0	>+/-100mA &
_			FA0Z2608B	6/0	>1.5Vccmax
Moisture/Reflow	A1	J-STD-020	1111	300/0	QFN3×3-10,MSL=1
Sensitivity		0 0 1 2 0 2 0	1114	300/0	QFN3×3-10,MSL=1
~ chister ray			1117	300/0	QFN3×3-10,MSL=1
			1245	300/0	SOIC8-EP,MSL=2A
			1510	300/0	SOIC8-EP,MSL=2A
			1525	300/0	SOIC8-EP,MSL=2A
Steady State	A2	JESD22-A101,	1111	80/0	QFN3×3-10
Temperature	H.Z	@85°C/85%RH static	1111	80/0	QFN3×3-10 QFN3×3-10
Humidity Bias Life		bias at Vinmax for	1114	80/0	QFN3×3-10 QFN3×3-10
Test		1000 hours or	1310	80/0	SOIC8-EP
1081		equivalent	1510	80/0	SOIC8-EP
		equivalent	1525	80/0	SOIC8-EP
			1020	00,0	20100 21



					<del>,                                      </del>
Accelerated	A3	JESD22-A102,	1111	80/0	QFN3×3-10
Moisture		@121°C/100%RH for	1114	80/0	QFN3×3-10
Resistance-		168 hours or	1117	80/0	QFN3×3-10
Unbiased Autoclave		equivalent	1245	80/0	SOIC8-EP
			1510	80/0	SOIC8-EP
			1525	80/0	SOIC8-EP
Temperature	A4	JESD22-A104, from -	1111	80/0	QFN3×3-10
Cycling		65°C to 150°C for	1114	80/0	QFN3×3-10
		1000 cycles or	1117	80/0	QFN3×3-10
		equivalent	1245	80/0	SOIC8-EP
			1510	80/0	SOIC8-EP
			1525	80/0	SOIC8-EP
High Temperature	A6	JESD22-A103,	1111	50/0	QFN3×3-10
Storage Life		@150°C for 1000	1114	50/0	QFN3×3-10
		hours	1117	50/0	QFN3×3-10
			1245	50/0	SOIC8-EP
			1510	50/0	SOIC8-EP
			1525	50/0	SOIC8-EP



## 3. Failure Rate Calculation

Sample Size: 4580 Rejects: 0 Activation Energy (eV): Equivalent Device Hours: 0.7

 $3.57 \times 10^8$  Hours

Failure Rate (FIT@60%CL): 2.6 FIT MTBF (years): 44,569 Years

### **Revision / Update History**

Revision	Reason for Change	Date	Rel Engineer
1.0	Initial release	September 2016	Ramon Lei



### Appendix: Description of Reliability Test and Failure Rate Calculation

**High Temperature Operating Life Test** 

**Purpose:** This test is a worst-case life test that checks the integrity of the product. The high temperature

testing is use for acceleration of any potential failures over time. The calculation for failure rate

(FIT) using the operating ambient temperature is done using the Arrhenius equation.

**Condition:** 125°C @ Vinmax

Pass Criteria: All units must pass the min/max limits of the datasheet.

ESD Test

Purpose: The purpose of the ESD test is to guarantee that the device can withstand electrostatic voltages

during handling.

**Condition:** Human Body Model and Charged Device Model

Pass Criteria: ESD Testing on every pin. The device must be fully functional after testing and pass the min/max

limits in the datasheet.

IC Latch-Up Test

**Purpose:** The purpose of this specification is to establish a method for determining IC latch-up

characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and

Electrical Overstress (EOS) failures due to latch-up.

**Condition:** Voltage and current injection

Pass criteria: All pins with the exception of "no connect" pins and timing related pins, shall be latch-up tested.

The device must be fully functional after testing and pass the min/max limits in the datasheet.

Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices

**Purpose:** The purpose of this standard is to identify the classification level of nonhermetic solid state surface

mount devices (SMDs) that are sensitive to moisture-induced stress so that they can be properly packaged, stored, and handled to avoid damage during assembly solder reflow attachment and/or

repair operations.

**Condition:** Bake + moisture sock + 3X reflow at  $260^{\circ}C$ 

Pass criteria: All units must pass the min/max limits of the datasheet

Accelerated Moisture Resistance- Unbiased Autoclave

**Purpose:** To check the performance of the device in humid environments. This test checks the integrity of the

passivation, poor metal to plastic seal and contamination level during assembly and material

compatibility.

**Condition:** 121°C/15psig/100% RH (no bias)

**Pass Criteria:** All units must pass min/max limits of the datasheet

**Temperature Cycle Test** 

**Purpose:** This test is used to evaluate the die attach integrity and bond integrity. This is similar to the

Thermal Shock test, but can generate different failure modes due to the longer dwell time and

gradual temperature change.

**Condition:** -65°C to 150°C

Pass Criteria: All units must pass min/max limits of the datasheet

Steady State Temperature Humidity Bias Life Test

**Purpose:** This is to check the performance of the device in humid environments. This test checks the

integrity of the passivation, poor metal to plastic seal and contamination level during assembly and

material compatibility.

**Condition:** 85% RH at 85°C with Vin=Vinmax

Pass Criteria: All units must pass min/max limits of the datasheet



### **Highly Accelerated Temperature and Humidity Stress Test**

**Purpose:** This is an equivalent test to Steady State Temperature Humidity Bias Life test with different

(higher) temperature stress condition.

**Condition:** 85%RH at 130°C with Vin=Vinmax

Pass Criteria: All units must pass min/max limits of the datasheet

### **Failure Rate Calculation**

The failure rate is gauged by a Failures-In-Time (FIT) based upon accelerated stress data. The unit for FIT is failure per billion device hour.

$$FIT\ Rate = \frac{(\chi^2/2) \times 10^9}{EDH}$$

Where

χ2 (Chi-Squared) is the goodness-of-fit test statistic at a specified level of confidence;

EDH= Equivalent Device Hours =  $AF \times (Life \text{ test sample size}) \times (test duration);$ 

AF= Acceleration Factor.

High Temperature Operating Life (HTOL) test is usually done under acceleration of temperature and voltage. The total number of failures from the stress test determines the chi-squared factor.

$$AF = AF_T \times AF_V$$

The Temperature Acceleration Factor AF<sub>T</sub>:

$$AF_{T} = \exp\left(\frac{E_{a}}{K}\left(\frac{1}{T_{J(use)}} - \frac{1}{T_{J(stress)}}\right)\right)$$

 $T_{Juse}$  = Junction temp under typical operating conditions;

T<sub>Jstress</sub> =Junction temp under accelerated test conditions;

Ea is Activation energy=0.7eV;

K=Boltzmann's constant=8.62×10<sup>-5</sup> eV/K.

The voltage Acceleration Factor AF<sub>V</sub>:

$$AF_V = e^{\beta \times [V_{stress} - V_{use}]}$$

V<sub>use</sub> = Gate voltage under typical operating conditions;

 $V_{\text{stress}}$  = Gate voltage under accelerated test conditions;

 $\beta$  = Voltage acceleration factor (in 1/Volts) and specified by technology.

Note: For calculation in the report,  $AF_v = 1$  for simplicity.

MTBF (Mean Time Between Failure) equals to 10<sup>9</sup>/FIT (in hours).