

PRODUCT RELIABILITY REPORT

Product: MP4430_1_2_3

MP9840_1_2_3

Reliability Department Monolithic Power Systems 79 Great Oaks Boulevard San Jose, CA 95119 Tel: 408-826-0600

Fax: 408-826-0601



1. Device Information

Product:	MP4430_1_2_3 MP9840_1_2_3
Package:	FCQFN3×4-16
Process Technology:	BCD
Report Date:	05/02/2017

2. Summary of Test Results

Test	Test Condition	Lot# or Date Code	Test Results (S.S./Rej)	Comment
Temperature, Bias,	JESD22-A108, @+125°C	EP366601	80/0	
and Operating Life	for 1000 hours or	EP425100	80/0	
	equivalent	D1182300	80/0	
ESD: Human Body Model (HBM)	ANSI/ESDA/JEDEC JS- 001	D1182300	3/0	>2000V
ESD: Device Charged Model (CDM)	ANSI/ESDA/JEDEC JS- 002	D1182300	3/0	>750V
Latch-up	EIA/JESD78	D1182300	6/0	>+/-100mA & >1.5Vccmax
Moisture/Reflow	J-STD-020	1536	300/0	MSL=1
Sensitivity		1549	300/0	
,		1612	300/0	
High Temperature	JESD22-A103, @150°C	1536	50/0	
Storage Life	for 1000 hours	1549	50/0	
		1612	50/0	
Accelerated Moisture	JESD22-A102,	1536	80/0	
Resistance- Unbiased	@121°C/100%RH for	1549	80/0	
Autoclave	168 hours or equivalent	1612	80/0	
Temperature Cycling	JESD22-A104, from -	1536	80/0	
	65°C to 150°C for 1000	1549	80/0	
	cycles or equivalent	1612	80/0	
Steady State	JESD22-A101,	1536	80/0	
Temperature Humidity	@85°C/85%RH static	1549	80/0	
Bias Life Test	bias at Vinmax for 1000 hours or equivalent	1612	80/0	



3. Failure Rate Calculation

Sample Size: 9750
Rejects: 0
Activation Energy (eV): 0.7

Equivalent Device Hours: 7.61×10^8 Hours

Failure Rate (FIT@60%CL): 1.2 FIT MTBF (years): 94,880 Year

Revision / Update History

Revision	Reason for Change	Date	Rel Engineer
1.0	Initial release	May 2017	Ramon Lei



Appendix: Description of Reliability Test and Failure Rate Calculation

High Temperature Operating Life Test

Purpose: This test is a worst-case life test that checks the integrity of the product. The high temperature

testing is use for acceleration of any potential failures over time. The calculation for failure rate

(FIT) using the operating ambient temperature is done using the Arrhenius equation.

Condition: 125°C @ Vinmax

Pass Criteria: All units must pass the min/max limits of the datasheet.

ESD Test

Purpose: The purpose of the ESD test is to guarantee that the device can withstand electrostatic voltages

during handling.

Condition: Human Body Model and Charged Device Model

Pass Criteria: ESD Testing on every pin. The device must be fully functional after testing and pass the min/max

limits in the datasheet.

IC Latch-Up Test

Purpose: The purpose of this specification is to establish a method for determining IC latch-up

characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and

Electrical Overstress (EOS) failures due to latch-up.

Condition: Voltage and current injection

Pass criteria: All pins with the exception of "no connect" pins and timing related pins, shall be latch-up tested.

The device must be fully functional after testing and pass the min/max limits in the datasheet.

Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices

Purpose: The purpose of this standard is to identify the classification level of nonhermetic solid state surface

mount devices (SMDs) that are sensitive to moisture-induced stress so that they can be properly packaged, stored, and handled to avoid damage during assembly solder reflow attachment and/or

repair operations.

Condition: Bake + moisture sock + 3X reflow at $260^{\circ}C$

Pass criteria: All units must pass the min/max limits of the datasheet

Accelerated Moisture Resistance- Unbiased Autoclave

Purpose: To check the performance of the device in humid environments. This test checks the integrity of the

passivation, poor metal to plastic seal and contamination level during assembly and material

compatibility.

Condition: 121°C/15psig/100% RH (no bias)

Pass Criteria: All units must pass min/max limits of the datasheet

Temperature Cycle Test

Purpose: This test is used to evaluate the die attach integrity and bond integrity. This is similar to the

Thermal Shock test, but can generate different failure modes due to the longer dwell time and

gradual temperature change.

Condition: -65°C to 150°C

Pass Criteria: All units must pass min/max limits of the datasheet

Power and Temperature Cycling

Purpose: This test method applies to semiconductor devices that are subjected to temperature excursions and

required to power on and off during all temperatures. The power and temperature cycling test is performed to determine the ability of a device to withstand alternate exposures at high and low

temperature extremes with operating biases periodically applied and removed.

Condition: -40°C to 125°C

Pass Criteria: Function normal on boards. All units must pass min/max limits of the datasheet



Steady State Temperature Humidity Bias Life Test

Purpose: This is to check the performance of the device in humid environments. This test checks the

integrity of the passivation, poor metal to plastic seal and contamination level during assembly and

material compatibility.

Condition: 85%RH at 85°C with Vin=Vinmax

Pass Criteria: All units must pass min/max limits of the datasheet

Highly Accelerated Temperature and Humidity Stress Test

Purpose: This is an equivalent test to Steady State Temperature Humidity Bias Life test with different

(higher) temperature stress condition.

Condition: 85%RH at 130°C with Vin=Vinmax

Pass Criteria: All units must pass min/max limits of the datasheet

Failure Rate Calculation

The failure rate is gauged by a Failures-In-Time (FIT) based upon accelerated stress data. The unit for FIT is failure per billion device hour.

$$FIT \ Rate = \frac{(\chi^2/2) \times 10^9}{EDH}$$

Where

χ2 (Chi-Squared) is the goodness-of-fit test statistic at a specified level of confidence;

EDH= Equivalent Device Hours = $AF \times (Life \text{ test sample size}) \times (test \text{ duration});$

AF= Acceleration Factor.

High Temperature Operating Life (HTOL) test is usually done under acceleration of temperature and voltage. The total number of failures from the stress test determines the chi-squared factor.

$$AF = AF_T \times AF_V$$

The Temperature Acceleration Factor AF_T:

$$AF_T = \exp\left(\frac{E_a}{K}\left(\frac{1}{T_{J(use)}} - \frac{1}{T_{J(stress)}}\right)\right)$$

 T_{Juse} = Junction temp under typical operating conditions;

T_{Jstress} =Junction temp under accelerated test conditions;

Ea is Activation energy=0.7eV;

K=Boltzmann's constant=8.62×10⁻⁵ eV/K.

The voltage Acceleration Factor AF_V:

$$AF_V = e^{\beta \times [V_{stress} - V_{use}]}$$

V_{use} = Gate voltage under typical operating conditions;

V_{stress} = Gate voltage under accelerated test conditions;

 β = Voltage acceleration factor (in 1/Volts) and specified by technology.

Note: For calculation in the report, $AF_V = 1$ for simplicity.

MTBF (Mean Time Between Failure) equals to 10⁹/FIT (in hours).