



MPQ4232

6A Buck-Boost Converter with Four Integrated MOSFETs and I²C Interface, AEC-Q100 Qualified

DESCRIPTION

The MPQ4232 is a synchronous, four-switch buck-boost converter with integrated MOSFETs. The device can deliver up to 6A of output current (I_{OUT}) at certain input supply ranges with excellent efficiency.

The MPQ4232 is suitable for USB power delivery (PD) and wireless charging applications. It can work well with external PD or wireless charging controllers through the I²C interface.

The I²C interface and one-time programmable (OTP) memory provide flexibility for configurable parameters.

Fault condition protections include constant-current (CC) limiting, output and input over-voltage protection (OVP), and thermal shutdown (TSD).

The MPQ4232 requires a minimal number of readily available, standard external components, and is available in a small QFN-19 (4mmx5mm) package with wettable flanks.

FEATURES

- 6A Buck-Boost Converter with Four Integrated MOSFETs
- 4.3V to 22V Operating Input Voltage (V_{IN}) Range, with a 36V Withstand V_{IN}
- 24V Input Over-Voltage (OV) Shutdown Protection
- 1V to 22V Output Voltage (V_{OUT}) Range
- I²C-Configurable Reference Voltage (V_{REF}) Range: 0.1V to 2.147V with 1mV Resolution
- Up to 98.82% Peak Efficiency
- Integrated 5V/60mA Low-Dropout (LDO) Regulator to Supply External Microcontroller Unit (MCU)
- Selectable Input or Output Constant-Current (CC) Limit with 5% Accuracy via Factory Trimming

FEATURES (continued)



- Accurate Output Current (I_{OUT}) Monitor
- Selectable 280kHz, 420kHz, 600kHz, or 1MHz Switching Frequency (f_{SW}) with Frequency Spread Spectrum (FSS)
- Selectable Automatic Pulse-Frequency Modulation (PFM) or Pulse-Width Modulation (PWM) Mode and Forced PWM Mode
- Configurable I²C Slave Address Supported by the ADDR Pin and I²C Register
- Line Drop Compensation
- I²C, Alert, and One-Time Programmable (OTP) Memory
- Enable (EN) Shutdown Passive Discharge
- Available in a QFN-19 (4mmx5mm) Package with Wettable Flanks
- Available in AEC-Q100 Grade 1

APPLICATIONS

- Generic Buck-Boost
- USB Power Delivery (PD)
- Wireless Charging
- Automotive Camera Electronic Control Units (ECUs)
- Automotive Lighting
- Automotive Advanced Driver-Assistance Systems (ADAS)

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION



ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
MPQ4232GVE-0000-AEC1	QFN-19 (4mmx5mm)	See Below	1
MPQ4232GVE-xxxx-AEC1**			
EVKT-MPQ4232	Evaluation kit		

* For Tape & Reel, add suffix -Z (e.g. MPQ4232GVE-xxxx-AEC1-Z).

** “xxxx” is the configuration code identifier for the register setting stored in the one-time programmable (OTP) memory, and it cannot be configured by the user again. Each “x” can be a hexadecimal value between 0 and F. The default code is “0000.” Work with an MPS FAE to create this unique number.

TOP MARKING

MPSYWW

MP4232

LLLLLL

E

MPS: MPS prefix
Y: Year code
WW: Week code
MP4232: Part number
LLLLLL: Lot number
E: Wettable flank

EVALUATION KIT EVKT-MPQ4232

EVKT-MPQ4232 kit contents (items below can be ordered separately):

#	Part Number	Item	Quantity
1	EVQ4232-VE-00A	MPQ4232 evaluation board	1
2	EVKT-USB2C-02 bag	Includes one USB-to-I ² C communication interface, one USB cable, and one ribbon cable	1
3	MPQ4232GVE-0000-AEC1	The MPQ4232 cannot be configured by the user again.	1
4	Online resources	Includes the datasheet, user guide, product brief, and GUI	-

Order directly from MonolithicPower.com or our distributors.





Figure 1: EVKT-MPQ4232 Evaluation Kit Set-Up

PACKAGE REFERENCE



PIN FUNCTIONS

Pin #	Name	Description
1	EN	Enable input. Apply logic high on the EN pin to enable the chip.
2	VIN	Power supply voltage. The MPQ4232 operates from a 4.3V to 22V input voltage (V _{IN}), with a withstand 36V V _{IN} . The VIN pin is the drain of the first half-bridge's internal power device. The input capacitor (C _{IN}) is required to prevent large voltage spikes at the input. Place C _{IN} as close to the IC as possible.
3	PGND	Power ground. The PGND pin requires additional care during the PCB layout. Connect the PGND pin to ground using copper traces and vias.
4	OUT	Buck-boost output. The OUT pin is the drain of switch D (SWD). The output capacitor (C _{OUT}) prevents large voltage spikes at the output. Place C _{OUT} as close to the IC as possible.
5	ISEN+	Positive node of the current-sense input. The ISEN+ pin can be used for the output or input current limit.
6	ISEN-	Negative node of the current-sense input. The ISEN- pin can be used for the output or input current limit.
7	IMON	Output current monitor. The IMON pin outputs a voltage signal, which is proportional to the output current (I _{OUT}).
8	ALT	I²C alert. The ALT pin is an open-drain output that is pulled low to indicate the unmasked STATUS register bits.
9	SDA	I²C data line.
10	SCL	I²C clock signal input.
11	BST2	Bootstrap. A 0.22μF capacitor is connected between the SW2 and BST2 pins to form a floating supply across the high-side MOSFET (HS-FET) driver.
12	SW2	Buck-boost switch 2 node. Connect the SW2 pin to SW1 via a power inductor using a wide PCB trace.
13	SW1	Buck-boost switch 1 node. Connect the SW1 pin to SW2 via a power inductor using a wide PCB trace.
14	BST1	Bootstrap. A 0.22μF capacitor is connected between the SW1 and BST1 pins to form a floating supply across the HS-FET driver.
15	VCC	Internal 3.54V low-dropout (LDO) regulator output. Decouple the VCC pin using a 1μF capacitor.
16	AGND	Analog ground. Connect the AGND pin to PGND and the ground node of the VCC capacitor (C _{VCC}).
17	FB	Feedback. Connect the FB pin to an external resistor divider's tap from the output to AGND to set the output voltage (V _{OUT}).
18	V5V	5V LDO output. Bypass the V5V pin using a 1μF capacitor. V5V can supply a 60mA I _{OUT} . The 5V LDO turns on once V _{IN} and the EN pin voltage (V _{EN}) exceed their under-voltage lockout (UVLO) thresholds (V _{IN_UVLO} and V _{EN_RISING1} , respectively); it turns off when the VCC voltage (V _{CC}) is below its UVLO threshold (V _{CC_UVLO}), meaning EN is pulled low, V _{IN} is below 2.4V (typically), or the device reaches the V _{IN} over-voltage protection (OVP) threshold. The status of the OPERATION bit (01h, bit[7]) has no effect on V5V.
19	ADDR	Multi-function. The ADDR pin can set the I ² C slave address and default state of the OPERATION bit. The status of ADDR is latched after V _{IN} and V _{EN} exceed V _{IN_UVLO} and V _{EN_RISING1} , respectively. ADDR resets only when V _{CC} is below V _{CC_UVLO} .

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Supply voltage (V _{IN})	-0.3V to +40V ⁽²⁾
V _{OUT} , V _{ISEN+} , V _{ISEN-}	-0.3V to +24V (28V for <10ns)
V _{SW1} , V _{SW2}	-0.3V (-5V for <10ns) to +24V (30V for <10ns)
V _{BST1} , V _{BST2}	V _{SW1} , V _{SW2} + 4V
V _{EN}	-0.3V to +40V
V _{5V}	-0.3V to +5.5V
V _{SCL} , V _{SDA} , V _{ALT}	-0.3V to +6.5V
All other pins	-0.3V to +4V
Continuous power dissipation (T _A = 25°C) ⁽³⁾	
QFN-19 (4mmx5mm)	5.3W
Junction temperature (T _J)	150°C
Lead temperature	260°C
Storage temperature	-65°C to +150°C

ESD Ratings ⁽⁴⁾

Human body model (HBM) ⁽⁵⁾	±2kV
Charged-device model (CDM)	±750V

Recommended Operating Conditions ⁽⁶⁾

Operating input voltage (V _{IN}) range	4.3V to 22V DC, 36V tolerant
Operating output voltage (V _{OUT}) range	1V to 22V
Output current (I _{OUT})	6A
V5V low-dropout (LDO) output	5V/60mA
Operating junction temp (T _J)	-40°C to +150°C

Thermal Resistance

 θ_{JA} θ_{JC}

EVQ4232-VE-00A ⁽⁷⁾	23.6.....	3.9 .. °C/W
QFN-19 (4mmx5mm) ⁽⁸⁾	41.2.....	3.9 .. °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The input ramps up the slew rate below 20V/ms from 0V to 40V.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) HBM, per JEDEC specification JESD22-A114; CDM, per JEDEC specification JESD22-C101, AEC specification AECQ100-011. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.
- 5) HBM with regards to ground.
- 6) The device is not guaranteed to function outside of its operating conditions.
- 7) Measured on the EVQ4232-VE-00A.
- 8) Measured on a JESD51-7, 4-layer PCB. The θ_{JA} value given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7 and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

ELECTRICAL CHARACTERISTICS

V_{IN} = 12V, V_{EN} = 5V, T_J = -40°C to +150°C, typical value is tested at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Shutdown supply current	I _{Q_STD}	V _{EN} = 0V			10	μA
Quiescent supply current	I _{Q1}	No switching, I ² C-configured OPERATION (01h, bit[7] enabled, EN enabled, automatic pulse-frequency modulation (PFM) or pulse-width modulation (PWM) mode		900		μA
	I _{Q2}	I ² C-configured OPERATION disabled, EN enabled		130		μA
Enable (EN) rising threshold1	V _{EN_RISING1}	EN enables VCC and V5V		0.68		V
EN hysteresis 1	V _{EN_HYS1}			65		mV
EN rising threshold 2	V _{EN_RISING2}	EN enables switching		1.32		V
EN hysteresis 2	V _{EN_HYS2}			350		mV
EN pull-down resistance	R _{EN}	EN = 2V		1.25		MΩ
Thermal shutdown ⁽⁹⁾	T _{STD}			165		°C
Thermal warning ⁽⁹⁾	T _{OTW}			135		°C
Thermal hysteresis ⁽⁹⁾	T _{STD_HYS}			20		°C
V5V low-dropout (LDO) regulator	V _{5V}		-2%	5	+2%	V
V5V load regulation	V _{5V_LOG}	I _{CC} = 0mA to 60mA		2	5	%
VCC LDO regulator	V _{CC}		-2.5%	3.54	+2.5%	V
VCC load regulation	V _{CC_LOG}	I _{CC} = 20mA		2	5	%
V _{CC} under-voltage lockout (UVLO) rising threshold	V _{CC_UVLO_R}		2.4	2.55	2.7	V
V _{CC} UVLO threshold hysteresis	V _{CC_UVLO_HYS}			260		mV
V _{IN} UVLO rising threshold	V _{IN_UVLO}	Trim option (3.73 version)	3.58	3.73	3.88	V
V _{IN} UVLO hysteresis				300		mV
V _{IN} UVLO rising threshold	V _{IN_UVLO_R}	Default trim	4.04	4.24	4.44	V
V _{IN} UVLO hysteresis				400		mV
Buck-Boost Converter						
Switch A (SWA) on resistance	R _{DS(ON)_A}			10		mΩ
Switch B (SWB) on resistance	R _{DS(ON)_B}			14		mΩ
Switch C (SWC) on resistance	R _{DS(ON)_C}			6		mΩ
Switch D (SWD) on resistance	R _{DS(ON)_D}			6		mΩ
Feedback voltage	V _{FB1}		-2.5%	0.33	+2.5%	V
	V _{FB2}		-2%	0.5	+2%	V
	V _{FB3}		-1.5%	2	+1.5%	V

ELECTRICAL CHARACTERISTICS (continued)

V_{IN} = 12V, V_{EN} = 5V, T_J = -40°C to +150°C, typical value is tested at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Output over-voltage protection (OVP) rising threshold	V _{FB_OVP_R}		113	118	123	% of V _{FB}
Output OVP falling threshold	V _{FB_OVP_F}		102	107	112	% of V _{FB}
Input OVP rising threshold	V _{IN_OVP_R}	Trim option	23	24	25	V
Input OVP falling threshold	V _{IN_OVP_F}	Trim option	22	23	24	V
Switch leakage	SW _{LKG}	V _{EN} = 0V, V _{SW1} = V _{SW2} = 22V, T _J = 25°C			1	μA
		V _{EN} = 0V, V _{SW1} = V _{SW2} = 22V, T _J = -40°C to +150°C			30	μA
Hiccup off-timer	t _{HICCUP}		470	570	670	ms
Switching frequency	f _{SW1}		-20%	280	+20%	kHz
	f _{SW2}		340	420	500	kHz
	f _{SW3}		-20%	600	+20%	kHz
	f _{SW4}		-20%	1000	+20%	kHz
Frequency dithering span	f _{SW_RANGE}	2kHz triangle modulation, f _{SW} = 420kHz, buck or boost		±9		%
Soft-start time	t _{SS}	Output from 10% to 90%, V _{REF} = 0.5V, constant slew rate for other V _{REF} values		1		ms
Minimum on time ⁽⁹⁾	t _{ON_MIN_BT}			180		ns
Minimum off time ⁽⁹⁾	t _{OFF_MIN}			180		ns
ISEN+- threshold ⁽⁹⁾	I _{OC1}	OC threshold = 1A, R _{SENS} = 5mΩ, T _J = -40°C to +85°C	4.25	5	5.75	mV
	I _{OC2}	OC threshold = 3.6A, R _{SENS} = 5mΩ, T _J = -40°C to +85°C	-5%	18	+5%	mV
IMON gain	G _{IMON3A}	T _J = 25°C, I _{OUT} = 3A, R _{SENS} = 5mΩ	-5%	248	+5%	mV/A
Low-side (LS) SWB valley current limit	I _{LIMIT2}	D3h, bits[7:6] = 01b	6.5	9	12.1	A
LS SWC peak current limit	I _{LIMIT3}	D3h, bits[7:6] = 01b	9	13.2	17.4	A
Line drop compensation	V _{DROP}	I _{OUT} = 3A	-20%	300	+20%	mV
Output discharge resistance	R _{DISCHG}	T _J = 25°C	50	90	160	Ω
Mode Transition Threshold						
Buck-boost to buck transition threshold	V _{MODE_TH2}	V _{IN} / V _{OUT}		120		%
Buck-boost to boost transition hysteresis	V _{MODE_HYS2}	V _{IN} / V _{OUT}		82		%
ALT pin leakage	I _{ALT_LKG}	V _{ALT} = 5V			1	μA
ALT pin pull-down resistance	R _{ALT}				50	Ω

ELECTRICAL CHARACTERISTICS (continued)

V_{IN} = 12V, V_{EN} = 5V, T_J = -40°C to +150°C, typical value is tested at T_J = 25°C, unless otherwise noted.







Parameter	Symbol	Condition	Min	Typ	Max	Units
I²C Interface Specifications ⁽⁹⁾						
ADDR setting threshold 1	V _{ADDR1}	Set I ² C address 67h, EN disabled			0.2	V _{CC}
ADDR setting threshold 2	V _{ADDR2}	Set I ² C address 47h, EN disabled	0.29		0.45	V _{CC}
ADDR setting threshold 3	V _{ADDR3}	Set I ² C address 27h, EN enabled	0.57		0.67	V _{CC}
ADDR setting threshold 4	A _{ADDR4}	Set I ² C address 07h, EN enabled	0.76			V _{CC}
Input logic high	V _{IH}		1.25			V
Input logic low	V _{IL}				0.9	V
Output voltage logic low	V _{OUT_L}				0.4	V
SCL clock frequency	f _{SCL}			400	1000	kHz
SCL high time	t _{HIGH}		60			ns
SCL low time	t _{LOW}		160			ns
Data set-up time	t _{SU_DAT}		10			ns
Data hold time	t _{HD_DAT}		0	60		ns
Set-up time for (repeated) start command	t _{SU_STA}		160			ns
Hold time for (repeated) start command	t _{HD_STA}		160			ns
Bus free time between a start and stop command	t _{BUF}		160			ns
Set-up time for stop command	t _{SU_STO}		160			ns
Rising time of SCL and SDA	t _R		10		300	ns
Falling time of SCL and SDA	t _F		10		300	ns
Pulse width of suppressed spike	t _{SP}		0		50	ns
Capacitance for each bus line	C _B				400	pF
Power Good (PG) Indication						
Power good (PG) lower rising threshold	V _{PG_R_L}	PG switches high	86.5	91	96.5	% of V _{FB}
PG lower falling threshold	V _{PG_F_L}	PG switches low	75	80.5	86	% of V _{FB}
PG upper rising threshold	V _{PG_R_H}	PG switches low	113	118	123	% of V _{FB}
PG upper falling threshold	V _{PG_F_H}	PG switches high	102	107	112	% of V _{FB}

Note:

9) Guaranteed by characterization sample testing.

TYPICAL CHARACTERISTICS

$V_{IN} = 12V$, $V_{OUT} = 5V$, $L = 4.7\mu H$, $f_{SW} = 420kHz$, forced PWM mode, $T_A = 25^\circ C$, unless otherwise noted.




TYPICAL CHARACTERISTICS (continued)

$V_{IN} = 12V$, $V_{OUT} = 5V$, $L = 4.7\mu H$, $f_{SW} = 420kHz$, forced PWM mode, $T_A = 25^\circ C$, unless otherwise noted.


Line Regulation

$V_{OUT} = 5V$




Load Regulation


$R_{SENS} = 5m\Omega$, no line compensation




IMON Voltage vs. Load Current



Line Drop Compensation vs. Load Current




CC/CV Curve





Bode Plot

$V_{OUT} = 5V$, $I_{OUT} = 3A$, $BW = 23kHz$, $PM = 69deg$



TYPICAL CHARACTERISTICS *(continued)*

$V_{IN} = 12V$, $V_{OUT} = 5V$, $L = 4.7\mu H$, $f_{SW} = 420kHz$, forced PWM mode, $T_A = 25^\circ C$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 12V$, $V_{OUT} = 5V$, $L = 4.7\mu H$, $f_{SW} = 420kHz$, forced PWM mode, $T_A = 25^\circ C$, unless otherwise noted.


Output Voltage Ripple

$V_{OUT} = 5V$, load = 0A




Output Voltage Ripple

$V_{OUT} = 5V$, load = 5A




Output Voltage Ripple

$V_{OUT} = 12V$, load = 0A




Output Voltage Ripple

$V_{OUT} = 12V$, load = 5A




Output Voltage Ripple

$V_{OUT} = 20V$, load = 0A



Output Voltage Ripple


$V_{OUT} = 20V$, load = 5A




TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, L = 4.7μH, f_{SW} = 420kHz, forced PWM mode, T_A = 25°C, unless otherwise noted.


I²C Operation Enabled
Load = 0A




I²C Operation Enabled
Load = 5A




I²C Operation Disabled
Load = 0A




I²C Operation Disabled
Load = 5A



Start-Up through EN
Load = 0A



Start-Up through EN
Load = 5A




TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

$V_{IN} = 12V$, $V_{OUT} = 5V$, $L = 4.7\mu H$, $f_{SW} = 420kHz$, forced PWM mode, $T_A = 25^\circ C$, unless otherwise noted.


Shutdown through EN

Load = 0A




Shutdown through EN

Load = 5A




Input Start-Up

Load = 0A




Input Start-Up

Load = 5A




Input Shutdown

Load = 10mA, EN divider ratio = 1:5



Input Shutdown

Load = 5A, EN divider ratio = 1:5




TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

$V_{IN} = 12V$, $V_{OUT} = 5V$, $L = 4.7\mu H$, $f_{SW} = 420kHz$, forced PWM mode, $T_A = 25^\circ C$, unless otherwise noted.


Load Transient Response

$V_{IN} = 12V$, $V_{OUT} = 5V$, $I_{OUT} = 0A$ to $2.5A$, $150mA/\mu s$




Load Transient Response

$V_{IN} = 12V$, $V_{OUT} = 5V$, $I_{OUT} = 2.5A$ to $5A$, $150mA/\mu s$




Load Transient Response

$V_{IN} = 12V$, $V_{OUT} = 20V$, $I_{OUT} = 0A$ to $3A$, $150mA/\mu s$




Output Voltage Transition

$V_{OUT} = 5V$ to $20V$, $I_{OUT} = 0A$




Output Voltage Transition

$V_{OUT} = 20V$ to $5V$, $I_{OUT} = 0A$



Output Voltage Transition

$V_{OUT} = 5V$ to $20V$, $I_{OUT} = 3A$




TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V_{IN} = 12V, V_{OUT} = 5V, L = 4.7μH, f_{SW} = 420kHz, forced PWM mode, T_A = 25°C, unless otherwise noted.


Output Voltage Transition

V_{OUT} = 20V to 5V, I_{OUT} = 3A




Input Voltage Transient Response

V_{IN} = 12V to 22V, V_{OUT} = 5V, load = 0A




Input Voltage Transient Response

V_{IN} = 12V to 22V, V_{OUT} = 5V, load = 5A




CC Entry


CV load = 4.5V, CC limit = 3A



Short-Circuit Protection Entry



Short-Circuit Protection Recovery



FUNCTIONAL BLOCK DIAGRAM




Figure 2: Functional Block Diagram

OPERATION

The MPQ4232 is a buck-boost converter with four integrated MOSFETs. The device works with a fixed frequency for buck, boost, and buck-boost modes. A special buck-boost control strategy provides high efficiency across the full input voltage (V_{IN}) range and smooths transients between different modes. Figure 2 on page 18 shows the functional block diagram, and the sections below describe the MPQ4232's functions.

Buck-Boost Operation

The MPQ4232 can regulate the output voltage (V_{OUT}) to be above, equal to, or below V_{IN} . Figure 3 shows a buck-boost power structure with one inductor and four switches (SWA, SWB, SWC, and SWD).




Figure 3: Buck-Boost Topology

The MPQ4232 can operate in buck mode, boost mode, or buck-boost mode with different V_{IN} inputs (see Figure 4).




Figure 4: Buck-Boost Operating Range

Buck Mode ($V_{IN} > V_{OUT}$)

If V_{IN} exceeds V_{OUT} significantly, the MPQ4232 works in buck mode. In this mode, switch A (SWA) and switch B (SWB) switch for buck regulation, switch C (SWC) is off, and switch D (SWD) remains on to conduct the inductor current (I_L).

In each cycle of buck mode, SWA turns on first when the FB voltage (V_{FB}) drops below the reference voltage (V_{REF}). After SWA turns off, SWB turns on to conduct I_L until it triggers the COMP control signal. By repeating this operation, the converter regulates V_{OUT} .

Boost Mode ($V_{IN} < V_{OUT}$)

If V_{IN} drops below V_{OUT} significantly, the MPQ4232 works in boost mode. In this mode, SWC and SWD switch for boost regulation, SWB is off, and SWA remains on to conduct I_L .

In each cycle of boost mode, SWC turns on to conduct I_L . If I_L rises and triggers the control signal, then SWC turns off and SWD turns on for the freewheeling current. Then SWC turns on and off repeatedly to regulate V_{OUT} in boost mode.

Buck-Boost Mode ($V_{IN} \approx V_{OUT}$)

If V_{IN} is close to V_{OUT} , the converter cannot provide sufficient energy to the load in buck mode due to SWA's minimum off time. In boost mode, the converter supplies too much power to the load due to SWC's minimum on time. Under these conditions, the MPQ4232 adopts buck-boost control to regulate the output (see Figure 5).




Figure 5: Buck-Boost Waveform

If V_{IN} is close to V_{OUT} , the MPQ4232 enters buck-boost mode, and a boost switching period is inserted into each buck switching period. The MOSFETs switch in the following sequence:

1. SWA and SWC
2. SWA and SWD
3. SWB and SWD
4. SWA and SWD

Throughout this process, I_L can meet the COMP voltage (V_{COMP}) requirement and supply sufficient current to the output.

VCC Power Supply

The MPQ4232's internal circuit is powered by VCC, including the gate drivers. When V_{IN} power is supplied and EN is high ($V_{IN} > 4.24V$ and $V_{EN} > 0.68V$), the MPQ4232 attempts to regulate the VCC voltage (V_{CC}) at 3.54V. VCC is only supplied by V_{IN} . VCC and BST1/BST2 have separate under-voltage lockout (UVLO) thresholds that keep the gate signal off.

Enable (EN) Control

The MPQ4232 provides a high-voltage EN pin that can be connected to V_{IN} via a resistor. The V_{IN} on and off thresholds can be set by configuring the EN resistor divider (see Figure 6).




Figure 6: EN Connection

The EN pin has two thresholds. If the EN voltage (V_{EN}) exceeds 0.68V, then VCC and V5V start working. If V_{EN} exceeds 1.32V, then switching is enabled (see Figure 7).




Figure 7: EN On/Off Sequence

Under-Voltage Lockout (UVLO)

UVLO protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors V_{IN} and V_{CC} . The MPQ4232 is enabled when V_{IN} and V_{CC} exceed their UVLO rising thresholds ($V_{IN_UVLO_R}$ and $V_{CC_UVLO_R}$, respectively); when V_{IN} triggers the

UVLO falling threshold, the IC stops switching and starts V_{OUT} discharge until V_{CC} drops below its UVLO threshold (V_{CC_UVLO}). Then the entire IC is disabled.

Internal Soft Start (SS)

Soft start (SS) prevents the converter's V_{OUT} from overshooting during start-up. When the chip starts up, the internal circuitry generates a SS voltage (V_{SS}) that ramps up from 0V to V_{CC} . If V_{SS} is below V_{REF} , the error amplifier (EA) uses V_{SS} as the reference. If V_{SS} exceeds V_{REF} , the EA uses V_{REF} as the reference. The MPQ4232 fixes the SS time (t_{SS}) at 1ms when V_{REF} is set to 0.5V.

If the MPQ4232's output is pre-biased to a set voltage during start-up, then the IC disables the switching of both the high-side MOSFET (HS-FET) and low-side MOSFET (LS-FET) until the voltage on the internal SS capacitor (C_{SS}) exceeds the internal feedback voltage (V_{FB}).

Constant-Current Limit Mode (CC Mode) and Over-Current Protection (OCP)

The MPQ4232 senses the output or input current via the ISEN+ and ISEN- pins. If I_{OUT} or the input current (I_{IN}) exceeds the set current-limit threshold, then the MPQ4232 enters constant-current limit mode (CC mode). In this mode, the current amplitude is limited. Once I_{OUT} or I_{IN} reaches the current-limit threshold, V_{OUT} drops as the load resistance decreases until V_{FB} falls below the under voltage (UV) threshold (typically 40% below V_{REF}). Once the UV threshold is triggered and V_{OUT} is below 2.97V, the MPQ4232 enters hiccup mode to periodically restart the part. This protection mode is especially useful when the output is dead-short to ground. As a result, the average short-circuit current is reduced significantly, which alleviates thermal issues and protects the regulator. The MPQ4232 exits hiccup mode once the over-current (OC) condition is removed.

Select CC mode on the input side or output side via factory trimming. See Figure 14 on page 38 for the output side connection, and see Figure 15 on page 38 for the input side connection.

The I²C bit HICCUP_EN (D4h, bit[5]) can disable hiccup mode.

Switching Current Limit

The MPQ4232 senses the LS-FET current in loop control, then provides the valley current limit in buck mode and peak current limit in boost mode during each cycle-by-cycle switching. In buck mode, the next period does not start before I_L drops to the valley current limit. This folds back the frequency when the valley current limit is triggered.

Based on the cycle-by-cycle switching current limit, the MPQ4232's maximum input current (I_{IN_MAX}) in buck mode can be calculated with Equation (1):

$$I_{IN_MAX}(A) = \frac{V_{OUT}}{V_{IN}} \times \eta \times (I_{VALLEY_BUCK}(A) + \frac{V_{IN} - V_{OUT}}{2 \times L(\mu H) \times f_{SW}(kHz)} \times \frac{V_{OUT}}{V_{IN}} \times 10^3) \quad (1)$$

Where η is the efficiency.

I_{IN_MAX} in boost mode can be calculated with Equation (2):

$$I_{IN_MAX}(A) = I_{PEAK_BOOST}(A) - \frac{V_{IN}}{2 \times L(\mu H) \times f_{SW}(kHz)} \times \frac{V_{OUT} - V_{IN}}{V_{OUT}} \times 10^3 \quad (2)$$

The buck valley current limit (I_{VALLEY_BUCK}) is typically 9A, and the boost peak current limit (I_{PEAK_BOOST}) is typically 13.2A. These limits are configurable via the I²C register (D3h, bits[7:6]).

Output Over-Voltage Protection (Output OVP)

The MPQ4232 provides output over-voltage protection (OVP). If V_{FB} exceeds 118% of V_{REF} , then SWA, SWB, SWC, and SWD turn off. There is a resistor discharge path from the OUT pin to ground that turns on. If V_{FB} drops to 107% of V_{REF} , the chip resumes normal operation.

In addition, the MPQ4232 provides output absolute OVP. If V_{OUT} exceeds the output absolute OVP threshold (typically 25.5V rising and 24V falling), then the absolute OVP is triggered, switching is disabled, and the discharge resistor turns on.

Input Over-Voltage Protection (Input OVP)

The MPQ4232 provides input OVP. The MPQ4232 can withstand 36V of V_{IN} . If V_{IN} exceeds the input OVP threshold (V_{IN_OVP}) (typically 24V) and $>2\mu s$, then SWA, SWB, SWC, and SWD turn off to disable V_{OUT} , and the V5V low-dropout (LDO) regulator turns off. There are two V_{IN_OVP} thresholds that are

selectable through factory trimming: 24V and 27V.

Bootstrap (BST) Power

Capacitors placed between BST1 and SW1 as well as between BST2 and SW2 are required to supply power. These capacitors are powered by either the internal diode from VCC or by charging each other. The regulated voltages of BST1 and BST2 are typically 3.54V. The bootstrap (BST) power provides its own UVLO control.

Forced Continuous Conduction Mode (FCCM)

In forced continuous conduction mode (FCCM), the buck on time and boost off time are determined by the internal circuit to achieve a fixed frequency based on the V_{IN} / V_{OUT} ratio. When the load decreases, the average I_{IN} drops, and I_L may go negative from V_{OUT} to V_{IN} during the off time (SWD on). This forces I_L to work in continuous mode with a fixed frequency, generating a lower V_{OUT} ripple compared to automatic pulse-frequency modulation (PFM) or pulse-width modulation (PWM) mode.

Automatic Pulse-Frequency Modulation (PFM)/Pulse-Width Modulation (PWM) or Pulse-Skip Mode (PSM)

In automatic PFM/PWM mode, once I_L drops to 0A, SWD turns off to prevent the current from flowing from V_{OUT} to PGND. This forces I_L to work in discontinuous conduction mode (DCM). At the same time, the internal off time clock stretches once the MPQ4232 enters DCM. The frequency drops when the I_L conduction period decreases, which helps reduce power loss and the V_{OUT} ripple.

If V_{COMP} drops to the PSM threshold, then the MPQ4232 stops switching to minimize switching power loss. The MPQ4232 recovers switching once V_{COMP} exceeds the PSM threshold. The switching pulse skips based on V_{COMP} under very light-load conditions. PSM provides significantly higher efficiency compared to FCCM under light-load conditions; however, the V_{OUT} ripple may be higher due to the group switching pulse.

Switching Frequency and Frequency Spread Spectrum (FSS)

The MPQ4232 configures the switching frequency (f_{sw}) via the 2-bit FREQ register. f_{sw} is selectable at 280kHz, 420kHz, 600kHz, or 1MHz. A 420kHz f_{sw} is typically recommended.

The MPQ4232 provides a frequency spread spectrum (FSS) function. Set the DITHER_ENABLE bit (D0h, bit[7]) to 1 to enable this function. Set the DITHER_ENABLE bit to 0 to disable the function. The purpose of FSS is to minimize the peak emissions at set frequencies.

The MPQ4232 uses a 2kHz triangle wave to modulate the internal oscillator. The frequency span of FSS operation is $\pm 9\%$ (see Figure 8).




Figure 8: Frequency Spread Spectrum

The MPQ4232's FSS frequency can be enabled for a 280kHz, 420kHz, 600kHz, or 1MHz f_{sw} .

Start-Up and Shutdown

If both V_{IN} and V_{EN} exceed their respective thresholds, then the chip is enabled. The bandgap reference block starts up first, generating a stable V_{REF} and reference currents, then the internal VCC regulator is enabled. The regulator provides a stable supply for the remaining circuitry.

To enable the buck-boost output, I2C_EN must be turned on. I2C_EN is the logic or result of two signals: ADDR and the OPERATION bit (01h, bit[7]). For more details, see the ADDR Function section on page 23 and the OPERATION (01h) section on page 27.

Several events can shut down the chip: EN going low, V_{IN} going low, and thermal shutdown.

Figure 9 shows the start-up and shutdown state machine.




Figure 9: Start-Up and Shutdown State Machine

Slew Rate Control and Output Discharge

The MPQ4232 sets the V_{OUT} change slew rate via the internal SR bits, where D3h, bits[4:3] configure the rising slew rate, and D3h, bits[2:1] configure the falling slew rate. Four V_{REF} change (rising and falling) slew rates can be selected according to different application requirements.

During voltage transients, the discharge function is enabled. This function is disabled automatically after the V_{REF} change finishes. If V_{OUT} is not discharged to the target voltage by the time V_{REF} finishes changing due to excessive output capacitance (C_{OUT}), then the OVP discharge function continues discharging C_{OUT} .

The output discharge function is enabled under the following conditions:

- V_{REF} changes
- The output OVP threshold (118% of V_{FB}) is triggered
- The I²C OPERATION bit or the EN pin is disabled. Discharge works until the 250ms delay passes
- If V_{IN} UVLO is triggered while VCC has a residual voltage, the MPQ4232 discharges for a limited time. This discharge function is disabled after V_{CC} is below V_{CC_UVLO}

V5V Low-Dropout (LDO) Regulator

The V5V LDO regulator uses V_{IN} as the input supply and outputs a fixed 5V voltage that can supply 60mA of load current. This regulator is enabled once V_{IN} exceeds V_{IN_UVLO} and V_{EN} exceeds $V_{EN_RISING1}$ (0.68V). The V5V LDO can also use V_{OUT} as the input supply when V_{IN} is below 6V, but V_{OUT} exceeds 6V. V5V remains on even when V_{IN} is below V_{IN_UVLO} until V_{CC} is below V_{CC_UVLO} . When input OVP is triggered, the V5V LDO turns off.

Output Line Drop Compensation

The MPQ4232 can compensate for a V_{OUT} drop (e.g. high impedance caused by a long trace) to maintain a fairly constant load-side voltage.

See D2h, bits[1:0] on page 31 for more details regarding the line drop compensation amplitude.

ADDR Function

The ADDR pin configures the I²C slave address and sets the default I2C_EN status. I2C_EN is the logic OR result of the OPERATION bit value in the I²C and ADDR pin status. The resistor divider on the ADDR pin determines the A7 to A6 bit values of the 7-bit I²C address, and bits A5 to A1 are configurable via the I²C or one-time programmable (OTP) memory. Figure 10 shows the ADDR connection.




Figure 10: ADDR Connection

Table 1 shows the ADDR logic for the device address, top resistor (R_{TOP}), bottom resistor (R_{BOT}), and I2C_EN.

Table 1: ADDR Logic

Device Address	R_{TOP}	R_{BOT}	I2C_EN (10) (11)
67h	NS	0 Ω	Off
47h	100k Ω	66.5k Ω	Off
27h	60.4k Ω	100k Ω	On
07h	0 Ω	NS	On

Note:

- 10) If I2C_EN is on, this means that V_{OUT} is on by default once V_{IN} and V_{EN} exceed their respective UVLO thresholds.
- 11) If I2C_EN is off, this means that V_{OUT} is off by default. The user must set the OPERATION bit to 1 (either via the I²C or OTP) to enable V_{OUT} .

The ADDR status is latched after V_{IN} and V_{EN} exceed their respective UVLO thresholds. ADDR resets only when V_{CC} drops below V_{CC_UVLO} (EN is pulled low or V_{IN} is below 2.4V typically).

SYSTEM

Thermal Shutdown (TSD)

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 165°C, it shuts down the entire chip. Once the temperature falls below its lower threshold (145°C typically), the chip is enabled.

I²C INTERFACE

I²C Serial Interface

The power management bus (I²C) is an open-standard power management protocol that defines a means of communication with power conversion and other devices.

The I²C is a two-wire, bidirectional serial interface, consisting of a data line (SDA) and a clock line (SCL). The lines are pulled to a bus voltage (V_{BUS}) externally when they are idle. When connecting to the lines, a master device generates an SCL signal and device address, then arranges the communication sequence. This is based on I²C operation principles.

Start and Stop Commands

The start and stop commands are signaled by the master device, which signifies the beginning and end of the I²C transfer. The start command is defined as the SDA signal transitioning from high to low while SCL is high. The stop command is defined as the SDA signal transitioning from low to high while SCL is high (see Figure 11).

The master then generates the SCL clocks and transmits the device address and the read/write (R/W) direction bit on the SDA line. Data is transferred in 8-bit bytes by the SDA line. Each byte of data is followed by an acknowledge (ACK) bit.

I²C Update Sequence

The MPQ4232 requires a start command, a valid I²C address, a register address byte, and a data byte for a single data update. The device acknowledges receiving each byte by pulling the SDA line low during the high period of a single clock pulse. A valid I²C address selects the MPQ4232. The device performs an update on the falling edge of the least significant bit (LSB) byte.

I²C Bus Message Format

Figure 12 on page 25 shows the I²C message format. The unshaded cells indicate that the bus host is driving the bus actively, and the shaded cells indicate that the MPQ4232 is driving the bus.

- S = Start command
- Sr = Repeated start command
- P = Stop command
- R = Read bit
- $\overline{W}$ = Write bit
- A = Acknowledge bit (0)
- $\overline{A}$ = Acknowledge bit (1)

A represents the ACK bit, which is typically active low (logic 0) if the transmitted byte is received successfully by a device.




Figure 11: Data Transfer across the I²C




Figure 12: I²C Message Format

REGISTER DESCRIPTION

I²C Register

The I²C is active once V_{IN} and V_{EN} exceed their respective UVLO thresholds. The default register value is based on the MPQ4232-0000.

Command Code	Command Name	Description	Type	Data Format	Unit	OTP	Default Value
01h	OPERATION	On/off state	R/W byte	Reg	-	Yes	0
03h	CLEAR_FAULTS	-	Send byte	Reg	-	No	
21h	VOUT_COMMAND	-	R/W word	Linear L16*	V	Yes	V _{REF} = 0.5V
79h	STATUS_WORD	-	R word	Reg	-	No	
7Dh	STATUS_TEMPERATURE	-	R byte	Reg	-	No	
D0h	MFR_CTRL1	-	R/W byte	Reg	-	Yes	
D1h	MFR_CURRENT_LIMIT	Sets the constant-current (CC) limit	R/W byte	Reg	-	Yes	5.4A
D2h	MFR_CTRL2	-	R/W byte	Reg	-	Yes	
D3h	MFR_CTRL3	-	R/W byte	Reg	-	Yes	
D4h	MFR_CTRL4	-	R/W byte	Reg	-	Yes	
D8h	MFR_STATUS_MASK	Masks the ALT# pin indication	R/W byte	Reg	-	Yes	
D9h	MFR_OTP_CONFIGURATION_CODE	OTP configuration code	R/W byte	Reg	-	Yes	
DAh	MFR_OTP_REVISION_NUMBER	OTP software revision	R/W byte	Reg	-	Yes	

I²C COMMAND DESCRIPTION

OPERATION (01h)

Format: Unsigned binary

The OPERATION command configures the converter's operational state. The default OPERATION value is set via both the one-time programmable (OTP) memory and ADDR pin. If this command is set to 80h or ADDR enables EN, then the chip automatically turns on the output. The default OPERATION command value is 00h. After start-up, the OPERATION bit can be changed via the I²C.

Bits	Access	Bit Name	Default	Description
7	R/W	OPERATION	1'b0	Sets the on/off state. The EN pin has a higher control priority than this bit. 1'b0: The output is off (default) 1'b1: The output is on
6:0	R/W	RESERVED	7'b0000000	Reserved.

CLEAR_FAULTS (03h)

Format: Unsigned binary

The CLEAR_FAULTS command clears any fault bits that have been set in all status registers simultaneously. At the same time, the device clears its ALT# signal output if the device asserts the ALT# signal. This command does not restart a unit that has latched off due to a fault condition.

If the fault remains when the bit is cleared, then the fault bit is immediately set again and the host is notified by the usual means. This command is write-only. For more details, see the send byte format in Figure 12 on page 25.

VOUT_COMMAND (21h)

Format: Unsigned binary

The VOUT_COMMAND command sets the output voltage (V_{OUT}). It follows the L16 linear data format. V_{OUT} (in V) can be calculated with the following equation:

$$V_{OUT} = V \times 2^{-10}$$

Where V is a 16-bit unsigned binary integer of VOUT_COMMAND (bits[15:0]).

The valid V_{OUT} range is between 1V and 21.47V. V_{OUT} is abnormal when it is beyond this range. The feedback resistor ratio should be V_{OUT} / V_{FB} = 10. The VOUT_COMMAND resolution is 10mV.

The internal reference voltage (V_{REF}) is V_{OUT} / 10 and ranges between 0.1V and 2.147V, with a 1mV step (total of 2,047 steps). This value is set by an 11-bit digital-to-analog converter (DAC) when the DAC input of the 11 bits is 0, and the DAC output is 0.1V).

Bits	Access	Bit Name	Default	Description
15:0	R/W	VOUT_COMMAND	16'b0001010000000000	These bits set V _{REF} . V _{REF} = 0.5V (default).

STATUS_WORD (79h)

Format: Unsigned binary

The STATUS_WORD command returns 2 bytes of information with a summary of the MPQ4232's fault condition. Based on the information in these bytes, the host can obtain more information by reading the appropriate status registers. The PG_STATUS# bits are the exception to the rule that the status bit remains set and always reflects the current state of the POWER_GOOD signal (if present).

Byte	Bits	Access	Bit Name	Default	Description
Low	7	R	RESERVED	1'b0	Reserved. The default value is 0b.
	6	R	RESERVED	1'b0	Reserved. The default value is 0b.
	5	R	VOUT_OV_FAULT	1'b0	Indicates that an output over-voltage (OV) fault has occurred.
	4	R	IOUT_OC_FAULT	1'b0	Indicates that an output over-current (OC) fault has occurred. If the MPQ4232 reaches either the constant-current (CC) limit or peak current limit, or the device enters hiccup mode, then this bit is set.
	3	R	VIN_OV_FAULT	1'b0	Indicates that an input voltage (V _{IN}) OV fault has occurred.
	2	R	TEMPERATURE	1'b0	Indicates that a temperature fault or warning has occurred.
	1	R	RESERVED	1'b0	Reserved. The default value is 0b.
	0	R	RESERVED	1'b0	Reserved. The default value is 0b.
High	7	R	VOUT	1'b0	Indicates that a V _{OUT} fault or warning has occurred.
	6	R	IOUT/POUT	1'b0	Indicates that an output current (I _{OUT}) fault has occurred. If the MPQ4232 reaches either the CC or peak current limit, or the device enters hiccup mode, then this bit is set.
	5	R	RESERVED	1'b0	Reserved. The default value is 0b.
	4	R	OC_EXIT	1'b0	Indicates that I _{OUT} has exited the CC limit. This bit is only set high when I _{OUT} changes from CC mode (before entering hiccup) to non-CC mode. Recovering from hiccup mode does not set this bit.
	3	R	PG_STATUS#	1'b0	If present, the POWER_GOOD signal is cleared. If this bit is set 1, V _{OUT} is not good. If this bit is cleared, V _{OUT} is power good.
	2	R	RESERVED	1'b0	Reserved. The default value is 0b.
	1	R	RESERVED	1'b0	Reserved. The default value is 0b.
	0	R	RESERVED	1'b0	Reserved. The default value is 0b.

STATUS_TEMPERATURE (7Dh)

The STATUS_TEMPERATURE command returns 1 data byte to indicate an over-temperature (OT) fault or warning.

Bits	Access	Bit Name	Default	Description
7	R	OT_FAULT	1'b0	Indicates an OT fault. The over-temperature protection entry threshold is 165°C.
6	R	OT_WARNING	1'b0	Indicates an OT warning. The OT warning entry threshold is 135°C.
5	R	RESERVED	1'b0	Reserved.
4	R	RESERVED	1'b0	Reserved.
3	R	RESERVED	1'b0	Reserved.
2	R	RESERVED	1'b0	Reserved.
1	R	RESERVED	1'b0	Reserved.
0	R	RESERVED	1'b0	Reserved.

I²C REGISTER MAP

Name	REG (0x)	R/W	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
MFR_CTRL1	D0	R/W	DITHER_ENABLE	FREQ		PWM/PFM_MODE		OUTPUT_OVP_EN	OUTPUT_DISCHARGE_EN	RSNS
MFR_CURRENT_LIMIT	D1	R/W	LDC_DISABLE	CONSTANT_CURRENT_LIMIT (0.5A to 6.35A/50mA step)						
MFR_CTRL2	D2	R/W	RESERVED						LINE_DROP_COMPENSATION	
MFR_CTRL3	D3	R/W	SWITCHING_CURRENT_LIMIT		CC_ADJ	SLEW_RATE_RISE		SLEW_RATE_FALLI		FREQ_MODE
MFR_CTRL4	D4	R/W	CC_BLANK_TIMER		HICCUP_EN	I2C Address(A5-A1)				
MFR_STATUS_MASK	D8	R/W	Masks the ALT# pin indication if a fault or event occurs							
MFR_OTP_CONFIGURATION_CODE	D9	R/W	OTP configuration code, which is defined by MPS							
MFR_OTP_REVISION_NUMBER	DA	R/W	OTP software revision number, which is defined by MPS							

MFR_CTRL1 (D0h)

Format: Unsigned binary

The MFR_CTRL1 command sets the frequency mode, sets enable/disable output OVP and discharge, and selects the sense resistance (R_{SENS}).

Bits	Access	Bit Name	Default	Description
7	R/W	DITHER_ENABLE	1'b1	1'b0: No dither 1'b1: Enables frequency spread spectrum (FSS) (default)
6:5	R/W	FREQ	2'b 01	Sets the buck-boost switching frequency (f _{sw}). 2'b00: 280kHz 2'b01: 420kHz(default) 2'b10: 600kHz 2'b11: 1MHz
4:3	R/W	PWM/PFM_MODE	2'b 01	Sets buck-boost operation. 2'b00: Reserved 2'b01: Forced pulse-width modulation (PWM) mode (default) 2'b10: Automatic pulse-frequency modulation (PFM) or PWM mode 2'b11: Reserved
2	R/W	OUTPUT_OVP_EN	1'b1	Sets the output OVP enable or disable control. 1'b0: There is no output OVP function 1'b1: Enables the output OVP function (default)

1	R/W	OUTPUT_DISCHARGE_EN	1'b1	Enables the output discharge function for a fixed 250ms. 1'b0: Disables the output discharge function during EN, V _{IN} , or I ² C operation off 1'b1: Enables the output discharge function during EN, V _{IN} , or I ² C operation off (default)
0	R/W	RSENS	1'b0	Selects the external current-sense resistance. 1'b0: 5mΩ (default) 1'b1: 10mΩ

MFR_CURRENT_LIMIT (D1h)

Format: Unsigned binary

The MFR_CURRENT_LIMIT command sets the output CC limit threshold and controls the line drop compensation. The real world over-current output current (I_{OUT_OC}) (in A) can be calculated with the following equation:

$$I_{OUT_OC} (A) = IOUT_LIM \times 0.05$$

Where IOUT_LIM is a 7-bit unsigned binary integer of CONSTANT_CURRENT_LIMIT (bits[6:0]).

The 0.05 ratio is proportional to R_{SENS}. To obtain accurate I_{OUT_OC}, the value of D0h, bit[0] requires matching the actual R_{SENS}. The I_{OUT_OC} resolution or minimum step is 50mA. The maximum value is 6.35A.

Bits	Access	Bit Name	Default	Description
7	R/W	LDC_DISABLE	1'b0	Enables line drop compensation. 1'b0: Enabled (default) 1'b1: Disabled
6:0	R/W	CONSTANT_CURRENT_LIMIT	6'b1101100	Sets the CC limit. The default value is 5.4A.

MFR_CTRL2 (D2h)

Format: Unsigned binary

The MFR_CTRL2 command sets V_{OUT} compensation vs. I_{OUT}.

Bits	Access	Bit Name	Default	Description
7:2	R	RESERVED	6'b000000	Reserved.
1:0	R/W	LINE_DROP_COMPENSATION	2'b00	Sets V _{OUT} compensation vs. I _{OUT} . 2'b00: No compensation (default) 2'b01: V _{OUT} compensates 100mV at 3A I _{OUT} 2'b10: V _{OUT} compensates 300mV at 3A I _{OUT} 2'b11: V _{OUT} compensates 600mV at 3A I _{OUT} The above compensation amplitudes are fixed for any V _{OUT} . Line drop compensation is enabled for 3V and above V _{OUT} . It is clamped when I _{OUT} exceeds 3.6A.

MFR_CTRL3 (D3h)

Format: Unsigned binary

The MFR_CTRL3 command sets the switching current limit, V_{OUT} slew rate, and frequency mode in buck-boost mode.

Bits	Access	Bit Name	Default	Description		
7:6	R/W	SWITCHING_CURRENT_LIMIT	2'b01	Sets the current limit of switch B (SWB) and switch C (SWC).		
				Bits[7:6]	SWC Peak Current Limit	SWB Valley Current Limit
				00	9A	6.6A
				01 (default)	13.2A	9.0A
				10	17.9A	12.6A
11	22.4A	15.5A				
5	R/W	CC_ADJ	1'b0	Adjusts the CC limit compared to V _{OUT} gain. 1'b0: Does not add 50mA to the CC limit (default) 1'b1: Adds 50mA to the CC limit		
4:3	R/W	SLEW_RATE_RISE	2'b01	Sets the V _{OUT} -adjusted rising slew rate. 2'b00: 0.08mv/μs V _{REF} rising slew rate 2'b01: 0.16mv/μs V _{REF} rising slew rate (default) 2'b10: 0.4mv/μs V _{REF} rising slew rate 2'b11: 0.8mv/μs V _{REF} rising slew rate The V _{OUT} slew rate can be calculated with the following equation: V _{OUT} Slew Rate = V _{REF} Slew Rate x Feedback Ratio Where the feedback ratio is 10 (see Figure 14 and Figure 15 on page 38).		
2:1	R/W	SLEW_RATE_FALL	2'b10	Sets the V _{OUT} -adjusted falling slew rate. 2'b00: 0.02mv/μs V _{REF} falling slew rate 2'b01: 0.04mv/μs V _{REF} falling slew rate 2'b10: 0.1mv/μs V _{REF} falling slew rate (default) 2'b11: 0.2mv/μs V _{REF} falling slew rate The V _{OUT} slew rate can be calculated with the following equation: V _{OUT} Slew Rate = V _{REF} Slew Rate x Feedback Ratio Where the feedback ratio is 10 (see Figure 14 and Figure 15 on page 38).		
0	R/W	FREQ_MODE	1'b1	Sets the frequency mode under buck-boost conditions. 1'b0: Reduces the frequency to half of buck and boost mode 1'b1: Maintains the same frequency as buck and boost mode (default)		

MFR_CTRL4 (D4h)

Format: Unsigned binary

The MFR_CTRL4 command sets the CC blank timer and I²C address, and controls hiccup mode at the current limit. The I²C slave address is 07h by default. The ADDR pin controls the A7 to A6 bits value, and the OTP controls the A5 to A1 bits value.

Bits	Access	Bit Name	Default	Description
7:6	R/W	CC_BLANK_TIMER	2'b01	Sets the blank time before the MPQ4232 enters CC mode: 2'b00: 320μs 2'b01: 2ms (default) 2'b10: 16ms 2'b11: 80ms
5	R/W	HICCUP_EN	1'b1	Enables hiccup mode at the current limit. 1'b0: Disabled 1'b1: Enabled (default)
4:0	R/W	I2C_ADDRESS	5'b0011 1	Sets the I ² C slave address of the A5 to A1 bits. A7 to A6 are determined by the ADDR pin. The default value is "00111b." The I ² C slave address is 07h when ADDR is pulled to VCC.

Table 2 shows the I²C slave address and OPERATION bit setting.

Table 2: I²C Slave Address and OPERATION Bit

ADDR Pin Voltage (V _{ADDR})	I ² C Address (A7:A1)		OPERATION Bit Default Value
	Binary	Hex	
Pull low	1100 111 (default)	67h	Off
37% of V _{CC}	1000 111 (default)	47h	Off
62% of V _{CC}	0100 111 (default)	27h	On
V _{CC}	0000 111 (default)	07h	On

MFR_STATUS_MASK (D8h)

Format: Unsigned binary

This MFR_STATUS_MASK command can only mask off the ALT# pin behavior, but the STATUS register still indicates each event.

Bits	Access	Bit Name	Default	Description
7	R/W	VOUT_MSK	1'b1	1'b0: Not masked 1'b1: Mask enabled (default)
6	R/W	IOUT/POUT_MSK	1'b0	Masks IOUT_OC_FAULT, IOUT/POUT, and OC_EXIT. 1'b0: Not masked (default) 1'b1: Mask enabled
5	R/W	VIN_MSK	1'b1	1'b0: Not masked 1'b1: Mask enabled (default)
4	R/W	TEMP_MSK	1'b1	Sets the temperature-related mask. 1'b0: Not masked 1'b1: Mask enabled (default)

3:2	R/W	PG_MSK	2'b11	Sets the mask control of the power good (PG) rising and falling edges. PG rising means V_{OUT} goes from not good to good. 2'b00: Not masked. The ALT pin indicates both the PG rising and PG falling edges 2'b01: ALT only indicates rising PG, which means PG_STATUS# changes from 1 to 0 2'b10: ALT only indicates the PG falling edge, which means PG_STATUS# changes from 0 to 1 2'b11: ALT does not indicate any PG edge changes (default) ALT is not pulled down during the first time that PG rises.
1	R/W	RESERVED	1'b0	Reserved. The default value is 0b.
0	R/W	UNKNOWN_MSK	1'b1	1'b0: Not masked 1'b1: Mask enabled (default)

MFR_OTP_CONFIGURATION_CODE (D9h)

Format: Unsigned binary

The MFR_OTP_CONFIGURATION_CODE command indicates the OTP configuration code.

Bits	Access	Bit Name	Description
7:0	R/W	OTP_CONFIGURATION_CODE	Sets the OTP configuration code, which is defined by MPS.

MFR_OTP_REVISION_NUMBER (DAh)

Format: Unsigned binary

The MFR_OTP_REVISION_NUMBER command indicates the OTP software revision.

Bits	Access	Bit Name	Description
7:0	R/W	OTP_REVISION_NUMBER	Sets the OTP software revision number, which is defined by MPS.

APPLICATION INFORMATION

Selecting the Inductor

Inductor selection is based on the mode. The inductance in buck mode (L_{BUCK}) can be calculated with Equation (3):

$$L_{BUCK} = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (3)$$

Where ΔI_L is the peak-to-peak inductor ripple current, which is 30% to 50% of the maximum load current.

In boost mode, the inductor selection is based on limiting ΔI_L to 30% to 50% of the I_{IN_MAX} . The target inductance in boost mode (L_{BOOST}) can be calculated with Equation (4):

$$L_{BOOST} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{V_{OUT} \times f_{SW} \times \Delta I_L} \quad (4)$$

Where ΔI_L is the peak-to-peak ripple current and is about 30% to 50% of I_{IN_MAX} .

I_{IN_MAX} can be calculated with Equation (5):

$$I_{IN_MAX} = \frac{V_{OUT} \times I_{LOAD_MAX}}{V_{IN} \times \eta} \quad (5)$$

Where I_{LOAD_MAX} is the maximum load current, and η is the efficiency.

Choosing a larger-value inductance reduces the ripple current but also increases the inductor size. A larger-value inductance also reduces the converter's achievable bandwidth by moving the right half-plane zero to lower frequencies. Therefore, a compromise must be made based on the application requirements.

Selecting the Input Capacitor

The input current in buck mode is discontinuous and continuous in boost mode, requiring a capacitor to supply the AC current in buck mode while maintaining the DC V_{IN} . Ceramic capacitors are recommended for best performance and should be placed as close to the VIN pin as possible. Ceramic capacitors with X5R or X7R dielectrics are recommended because they are fairly stable with temperature fluctuations. The capacitors must also have a ripple current rating greater than the converter's maximum input ripple current.

The input ripple current in buck mode (I_{CIN}) can be estimated with Equation (6):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)} \quad (6)$$

The worst-case condition in buck mode occurs at $V_{IN} = 2 \times V_{OUT}$, where I_{CIN} can be calculated with Equation (7):

$$I_{CIN} = \frac{I_{OUT}}{2} \quad (7)$$

For simplification, choose an input capacitor (C_{IN}) with an RMS current rating greater than half of the maximum load current.

C_{IN} determines the converter's input voltage ripple (ΔV_{IN}). If there is a ΔV_{IN} requirement in the system, choose C_{IN} to meet the specifications.

ΔV_{IN} in buck mode can be estimated with Equation (8):

$$\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (8)$$

The worst-case condition occurs at $V_{IN} = 2 \times V_{OUT}$, where ΔV_{IN} can be calculated with Equation (9):

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{f_{SW} \times C_{IN}} \quad (9)$$

ΔV_{IN} in boost mode can be estimated with Equation (10):

$$\Delta V_{IN} = \frac{V_{IN}}{8 \times f_{SW}^2 \times L \times C_{IN}} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \quad (10)$$

If using polymer, hybrid, or low-ESR electrolytic capacitors, the ESR dominates the impedance at f_{SW} . ΔV_{IN} in boost mode can be estimated with Equation (11):

$$\Delta V_{IN} = \frac{V_{IN}}{f_{SW} \times L} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_{SW} \times C_{IN}}\right) \quad (11)$$

Selecting the Output Capacitor

In boost mode, I_{OUT} is discontinuous, meaning the output capacitor (C_{OUT}) must be capable of reducing the output voltage ripple (ΔV_{OUT}).

with X5R or X7R dielectrics are recommended. If using ceramic capacitors, the impedance of the capacitor at f_{SW} is dominated by the capacitance, meaning ΔV_{OUT} is independent of the ESR. ΔV_{OUT} in buck mode can be estimated with Equation (12):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{SW}^2 \times L \times C_{OUT}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (12)$$

If using polymer, hybrid, or low-ESR electrolytic capacitors, the ESR dominates the impedance at f_{SW} . ΔV_{OUT} in buck mode can be estimated with Equation (13):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_{SW} \times C_{OUT}}\right) \quad (13)$$

Where R_{ESR} is the equivalent series resistance of C_{OUT} .

ΔV_{OUT} in boost mode can be estimated with Equation (14):

$$\Delta V_{OUT} = \frac{\left(1 - \frac{V_{IN}}{V_{OUT}}\right) \times I_{LOAD}}{C_{OUT} \times f_{SW}} \quad (14)$$

If using polymer, hybrid, or low-ESR electrolytic capacitors, the ESR dominates the impedance at f_{SW} . ΔV_{OUT} in boost mode can be estimated with Equation (15):

$$\Delta V_{OUT} = \frac{\left(1 - \frac{V_{IN}}{V_{OUT}}\right) \times I_{OUT}}{C_{OUT} \times f_{SW}} + \frac{I_{OUT} \times R_{ESR} \times V_{OUT}}{V_{IN}} \quad (15)$$

Choose C_{OUT} to meet the ΔV_{OUT} and load transient response requirements of the design. Consider the capacitance derating when designing applications with high V_{OUT} .


PCB Layout Guidelines ⁽¹²⁾

Efficient PCB layout is critical for standard operation and thermal dissipation. For the best results, refer to Figure 13 and the guidelines below:


1. In buck mode, place the input filter capacitor (C_{IN}) and VIN pin as close as possible.
2. In boost mode, place the output filter capacitor (C_{OUT}) and the OUT pin as close as possible.
3. Use short, direct, and wide traces to connect OUT.
4. If necessary, add vias to ground after the output filter.
5. Use a large copper plane for PGND and add multiple vias to improve thermal dissipation.
6. Connect AGND to PGND.
7. To improve EMI performance, place two decoupling ceramic input capacitors as close as possible to VIN, OUT, and PGND.
8. Place the input filter at the bottom layer for improved EMI performance.
9. Place the VCC decoupling capacitor (C_{VCC}) as close as possible to VCC.
10. The output current-sense traces (ISEN+ and ISEN-) must use a Kelvin connection.
11. The switching nodes of the BST1/BST2 capacitors must be Kelvin connected to the SW1 and SW2 pins using a wide PCB trace.

Note:


12) The recommended layout is based on Figure 14 on page 38.




Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer

Figure 13: Recommended PCB Layout

TYPICAL APPLICATION CIRCUITS (13) (14)




Figure 14: Typical Application Circuit ($V_{IN} = 9V$ to $16V$, $V_{OUT} = 5V$, $1V$ to $21V/3A$ adjustable via the I²C, I2C_EN on by default)




Figure 15: Typical Application Circuit ($V_{IN} = 9V$ to $16V$, $V_{OUT} = 12V/3A$ application with R_S on the input side)

Note:

13) ADDR sets the I²C address and I2C_EN status. I2C_EN is the logic OR result of the OPERATION bit and ADDR status. When ADDR is connected to VCC, I2C_EN is on. V_{OUT} starts up automatically when V_{IN} and V_{EN} exceed their respective UVLO thresholds. When ADDR is connected to AGND, I2C_EN is off. When V_{IN} and V_{EN} exceed their respective UVLO thresholds, V_{OUT} does not start up until the OPERATION bit is written to 1. See Table 1 on page 23 for more details.


14) V5V outputs 5V and can supply an external MCU with a 60mA capability.

MPQ4232GVE-0000-AEC1 CONFIGURATION TABLE


OTP Items	Description	Value
OPERATION	The MPQ4232 is on or off by default	0: Off (default)
VOUT_COMMAND	V _{OUT} , voltage reference (V _{REF}) = 0.5V	5V (default)
DITHER_ENABLE	Enables frequency spread spectrum (FSS)	1: Enabled
FREQ	Sets the switching frequency (f _{SW})	01: 420kHz (default)
PFM/PWM_MODE	Selects automatic pulse-frequency modulation (PFM) or pulse-width modulation (PWM) mode or forced PWM mode	01: Forced PWM mode (default)
OUTPUT_OVP_EN	Output OVP enable or disable	1: Enabled (default)
OUTPUT_DISCHARGE_EN	Enables output discharge function during the V _{IN} , I ² C, or EN disabled period	1: Enabled (default)
RSENS	Selects R _{SENS}	0: 5mΩ (default)
LDC_DISABLE	Enables line drop compensation	0: Enables line drop compensation (default)
CONSTANT_CURRENT_LIMIT	Sets the output current (I _{OUT}) limit	5.4 (default)
LINE_DROP_COMPENSATION	Sets V _{OUT} compensation vs. I _{OUT}	00: No compensation (default)
SWITCHING_CURRENT_LIMIT	Sets the switch B (SWB) valley current limit and switch C (SWC) peak current limit	01: SWC peak 13.2A, SWB valley 9A
CC_ADJ	Adjusts the CC limit vs. V _{OUT} gain	0: Does not add 50mA to the CC limit (default)
SLEW_RATE_RISE	Sets the V _{REF} adjusted rising slew rate. The V _{OUT} slew rate can be calculated with the following equation: V _{OUT} Slew Rate = V _{REF} Slew Rate x Feedback Ratio Where the feedback ratio is 10.	01: 0.16mV/μs (default)
SLEW_RATE_FALL	Sets the V _{REF} adjusted falling slew rate. The V _{OUT} slew rate can be calculated with the following equation: V _{OUT} Slew Rate = V _{REF} Slew Rate x Feedback Ratio Where the feedback ratio is 10.	10: 0.1mV/μs (default)
FREQ_MODE	Sets the frequency mode under buck-boost conditions	1: Maintains the same frequency as buck and boost mode
CC_BLANK_TIMER	Sets the blank time before the MPQ4232 enters CC mode	01: 2ms (default)
HICCUP_EN	Enables hiccup mode during the current limit	1: Enabled
OT_WARNING	Enables the over-temperature (OT) warning	135°C (default)
I2C_ADDRESS	Sets the I ² C slave address	00111: 07h
VOUT_MSK	Masks ALT pin indication	1: Masked
IOUT/POUT_MSK		0: Not masked
VIN_MSK		1: Masked
TEMP_MSK		1: Masked
PG_MSK		11: The ALT pin does not indicate any PG edge changes
RESERVED		0: Not masked
UNKNOWN_MSK		1: Masked

PACKAGE INFORMATION


QFN-19 (4mmx5mm)




TOP VIEW




BOTTOM VIEW



SIDE VIEW



SECTION A-A




RECOMMENDED LAND PATTERN

NOTE:

- 1) THE LEAD SIDE IS WETTABLE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ4232GVE-0000-AEC1-Z	QFN-19 (4mmx5mm)	5000	N/A	N/A	13in	12mm	8mm
MPQ4232GVE-xxxx-AEC1-Z	QFN-19 (4mmx5mm)	5000	N/A	N/A	13in	12mm	8mm



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	6/13/2024	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.