DESCRIPTION

The MPQ28164 is a high-efficiency, low-quiescent current, buck-boost converter that operates from an input voltage above, equal to, or below the output voltage. The MPQ28164 provides a compact solution for products powered by one-cell Lithium-ion or multi-cell alkaline batteries where the output voltage is within the battery voltage range.

The MPQ28164 uses current-mode control with a fixed PWM frequency for optimal stability and transient response. The fixed 2MHz switching frequency and integrated low R_DSON MOSFETs minimize the solution footprint while maintaining high efficiency.

To ensure the longest possible battery life, the MPQ28164 uses an optional pulse-skipping mode that reduces the switching frequency under light-load conditions. For other low-noise applications where pulse-skipping mode may cause interference, a high-logic input on the MODE/SYNC pin guarantees fixed-frequency PWM operation under all load conditions.

The MPQ28164 operates with an input voltage from 1.2V to 5.5V to provide an adjustable output voltage from 1.5V to 5V. With an input from 2.5V to 5.5V, the device can supply 2A of current to the load with a 3.3V output voltage.

The MPQ28164 is available in a small QFN-11 (2mmx3mm) package.

FEATURES

- 1.8V Minimum Start-Up Input Voltage
- 1.2V to 5.5V Input Work Range
- 1.5V to 5V Output Range
- 4.2A Switching Current Limit
- 3.3V/2A Load Capability from a 2.5V to 5.5V Input Supply
- 2MHz Fixed or External Synchronous Switching Frequency
- Selectable PSM and PWM Mode
- Typical 25µA Quiescent Current
- High Efficiency up to 95%
- Load Disconnect during Shutdown
- Internal Soft Start (SS) and Compensation
- Power Good Indicator
- Hiccup Mode for Short-Circuit Protection (SCP)
- Over-Temperature Protection (OTP)
- Available in a Small QFN-11 (2mmx3mm) Package

APPLICATIONS

- Battery-Powered Devices
- Portable Instruments
- Tablet PCs
- Super-Cap Chargers

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.
ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number*</th>
<th>Package</th>
<th>Top Marking</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPQ28164GD</td>
<td>QFN-11 (2mmx3mm)</td>
<td>See Below</td>
</tr>
</tbody>
</table>

* For Tape & Reel, add suffix –Z (e.g. MPQ28164GD–Z).

TOP MARKING

ANA
YWW
LLL

ANA: Product code of MPQ28164GD
Y: Year code
W: Week code
LLL: Lot number

PACKAGE REFERENCE

TOP VIEW

<table>
<thead>
<tr>
<th>EN</th>
<th>1</th>
<th>11</th>
<th>VIN</th>
</tr>
</thead>
<tbody>
<tr>
<td>MODE/SYNC</td>
<td>2</td>
<td>10</td>
<td>SW1</td>
</tr>
<tr>
<td>PG</td>
<td>3</td>
<td>9</td>
<td>PGND</td>
</tr>
<tr>
<td>VCC</td>
<td>4</td>
<td>8</td>
<td>SW2</td>
</tr>
<tr>
<td>AGND</td>
<td>5</td>
<td>7</td>
<td>VOUT</td>
</tr>
<tr>
<td>FB</td>
<td>6</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

QFN-11 (2mmx3mm)
PIN FUNCTIONS

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>EN</td>
<td>On/off control. Pull EN high to enable the MPQ28164. Pull EN low or leave EN floating to disable all of the internal circuits. EN is pulled down to AGND with a 1.5MΩ resistor internally.</td>
</tr>
<tr>
<td>2</td>
<td>MODE/SYNC</td>
<td>Operation mode selection. If MODE/SYNC is low, the MPQ28164 switches between PSM and fixed frequency PWM automatically according to the load level. If MODE/SYNC is high, the MPQ28164 works in fixed-frequency PWM mode continuously. An external clock can be applied to MODE/SYNC for switching frequency synchronization. MODE/SYNC is pulled down to AGND with a 1MΩ resistor internally. MODE/SYNC should be pulled high or low through a resistor smaller than 10kΩ.</td>
</tr>
<tr>
<td>3</td>
<td>PG</td>
<td>Power good indicator. PG switches high and low based on the feedback voltage.</td>
</tr>
<tr>
<td>4</td>
<td>VCC</td>
<td>Supply voltage for control stage. VCC is powered from the higher value of either VIN or VOUT. Decouple VCC with a 1μF capacitor.</td>
</tr>
<tr>
<td>5</td>
<td>AGND</td>
<td>Signal ground.</td>
</tr>
<tr>
<td>6</td>
<td>FB</td>
<td>Output voltage feedback. Keep FB and its associated traces far away from noise sources like SW.</td>
</tr>
<tr>
<td>7</td>
<td>VOUT</td>
<td>Buck-boost converter output. An output capacitor should be placed close to VOUT and PGND.</td>
</tr>
<tr>
<td>8</td>
<td>SW2</td>
<td>Switch. Internal switches are connected to SW2. Connect an inductor between SW1 and SW2.</td>
</tr>
<tr>
<td>9</td>
<td>PGND</td>
<td>Switch. Internal switches are connected to SW1. Connect an inductor between SW1 and SW2.</td>
</tr>
<tr>
<td>11</td>
<td>VIN</td>
<td>Supply voltage for the power stage.</td>
</tr>
</tbody>
</table>

ABSOLUTE MAXIMUM RATINGS (1)
VIN to GND ................................................. -0.3V to 6V
SW1/2 to GND ......................................... -0.3V (-2V for <10ns) to 6.5V (8.5V for <10ns)
All other pins ............................................. -0.3V to 6V
Junction temperature .................................. 150°C
Lead temperature ...................................... 260°C
Continuous power dissipation (T_A = +25°C) (2)
QFN-11 (2mmx3mm) ....................................... 1.78W
Storage temperature .................................... -65°C to +150°C

Recommended Operating Conditions (3)
Startup supply voltage (V_ST) ......................... 1.8V to 5.5V
Operation voltage (V_IN) .............................. 1.2V (4) to 5.5V
Output voltage (V_OUT) ................................. 1.5V to 5V
Operating junction temp. (T_J) ...................... -40°C to +125°C

Thermal Resistance (4) \( \theta_{JA} \) \( \theta_{JC} \)
QFN-11 (2mmx3mm) ................................. 70©... 15... °C/W

NOTES:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature \( T_J \) (MAX), the junction-to-ambient thermal resistance \( \theta_{JA} \), and the ambient temperature \( T_A \). The maximum allowable continuous power dissipation at any ambient temperature is calculated by \( P_D (\text{MAX}) = (T_J (\text{MAX})-T_A)/\theta_{JA} \). Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) If VCC is powered from a source higher than 1.8V (such as \( V_{OUT} \)), the MPQ28164 can work down to \( V_{IN} = 1.2V \), but the load capability is lower because of the high \( R_{DS(ON)} \) of SWA and low current limit.
5) Measured on JESD51-7, 4-layer PCB.
**ELECTRICAL CHARACTERISTICS**

$V_{IN} = V_{EN} = V_{OUT} = 3.3V$, $T_{J} = -40^\circ C$ to $125^\circ C$. Typical value is tested at $25^\circ C$, unless otherwise noted.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN under-voltage lockout rising threshold</td>
<td>$V_{IN-UVLO-R}$</td>
<td>$V_{CC}$ floating, $V_{IN}$ rising, test $V_{IN}$ when IC starts up</td>
<td>1.63</td>
<td>1.7</td>
<td>1.77</td>
<td>V</td>
</tr>
<tr>
<td>VIN under-voltage lockout falling threshold</td>
<td>$V_{IN-UVLO-F}$</td>
<td>$V_{OUT} = 3.3V$, $V_{IN}$ falling</td>
<td>0.69</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>VCC under-voltage lockout falling threshold</td>
<td>$V_{CC-UVLO-F}$</td>
<td>$V_{IN} = 1.2V$, $V_{CC}$ falling</td>
<td>1.45</td>
<td>1.56</td>
<td>1.67</td>
<td>V</td>
</tr>
<tr>
<td>Feedback voltage reference</td>
<td>$V_{REF}$</td>
<td>$T_{J} = 25^\circ C$</td>
<td>495</td>
<td>500</td>
<td>505</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$T_{J} = -40^\circ C$ to $+125^\circ C$</td>
<td>492.5</td>
<td>500</td>
<td>507.5</td>
<td>mV</td>
</tr>
<tr>
<td>Oscillator frequency</td>
<td>$F_{REQ}$</td>
<td></td>
<td>1700</td>
<td>2000</td>
<td>2300</td>
<td>kHz</td>
</tr>
<tr>
<td>Frequency range for synchronization</td>
<td></td>
<td></td>
<td>1000</td>
<td>3000</td>
<td></td>
<td>kHz</td>
</tr>
<tr>
<td>Steady-state current limit</td>
<td>$I_{SW1}$</td>
<td>$V_{FB} &gt; 60% V_{REF}$</td>
<td>3.5</td>
<td>4.2</td>
<td>5</td>
<td>A</td>
</tr>
<tr>
<td>Start-up current limit</td>
<td>$I_{SW2}$</td>
<td>$V_{FB} &lt; 60% V_{REF}$</td>
<td>1.7</td>
<td>2.5</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>N-FET switch on resistance</td>
<td>$R_{DS(ON)-N}$</td>
<td>SWB, SWC</td>
<td>22</td>
<td></td>
<td></td>
<td>mΩ</td>
</tr>
<tr>
<td>P-FET switch on resistance</td>
<td>$R_{DS(ON)-P}$</td>
<td>SWA, SWD</td>
<td>27.5</td>
<td></td>
<td></td>
<td>mΩ</td>
</tr>
<tr>
<td>Quiescent current</td>
<td>$I_{Q}$</td>
<td>$V_{FB} = 0.55V$, $V_{IN} = 2.5V$, $V_{OUT} = 3.3V$, test $V_{OUT}$</td>
<td>25</td>
<td></td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{FB} = 0.55V$, $V_{IN} = 2.5V$, $V_{OUT} = 3.3V$, test $V_{IN}$</td>
<td>3.3</td>
<td></td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>Shutdown current</td>
<td>$I_{S}$</td>
<td>$V_{EN} = 0V$, $T_{J} = 25^\circ C$</td>
<td>3</td>
<td></td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>Soft-start time</td>
<td>$T_{SS}$</td>
<td>Internal $V_{REF}$ from 0V to 0.5V</td>
<td>1.5</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>EN/MODE input low voltage</td>
<td></td>
<td></td>
<td>0.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>EN/MODE input high voltage</td>
<td></td>
<td></td>
<td>1.2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>EN input current</td>
<td>$I_{EN}$</td>
<td>$V_{EN} = 3.3V$</td>
<td>2.1</td>
<td></td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{EN} = 0V$</td>
<td>0</td>
<td></td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>Power good rising threshold</td>
<td>$PG_{VTH-HI}$</td>
<td></td>
<td>87.5%</td>
<td>91.5%</td>
<td>95.5%</td>
<td>$V_{REF}$</td>
</tr>
<tr>
<td>Power good falling threshold</td>
<td>$PG_{VTH-LO}$</td>
<td></td>
<td>72%</td>
<td>76%</td>
<td>80%</td>
<td>$V_{REF}$</td>
</tr>
<tr>
<td>Power good delay</td>
<td>$PG_{DT}$</td>
<td>Low to high</td>
<td>118</td>
<td></td>
<td></td>
<td>μs</td>
</tr>
<tr>
<td></td>
<td></td>
<td>High to low</td>
<td>19</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power good sink current capability</td>
<td>$V_{PG}$</td>
<td>Sink 3mA</td>
<td>0.3</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Thermal shutdown (6)</td>
<td>$T_{SHDN}$</td>
<td></td>
<td>160</td>
<td></td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>Thermal shutdown hysteresis (6)</td>
<td>$T_{HYS}$</td>
<td></td>
<td>20</td>
<td></td>
<td></td>
<td>°C</td>
</tr>
</tbody>
</table>

**NOTE:**

(6) Guaranteed by characterization, not tested in production.
TYPICAL PERFORMANCE CHARACTERISTICS

\[ V_{IN} = 3.3 \text{V}, \ V_{OUT} = 3.3 \text{V}, \ L = 1\mu\text{H}, \ C_{OUT} = 2 \times 22\mu\text{F}, \ T_A = 25^\circ\text{C}, \] unless otherwise noted.
TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.3V$, $V_{OUT} = 3.3V$, $L = 1\mu H$, $C_{OUT} = 2 \times 22\mu F$, $T_A = 25^\circ C$, unless otherwise noted.

**Efficiency vs. Output Current**

Efficiency vs. Input Voltage

Efficiency vs. Output Current

Load Regulation

Line Regulation

Case Temperature Rise

Case Temperature Rise

PSM to PWM Transition Threshold

$V_{IN} = 3.3V$, $V_{OUT} = 3.3V$, $L = 1\mu H$, $C_{OUT} = 2 \times 22\mu F$, $T_A = 25^\circ C$, unless otherwise noted.
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
$V_{IN} = 3.3\,\text{V}, \, V_{OUT} = 3.3\,\text{V}, \, L = 1\mu\text{H}, \, C_{OUT} = 2\times22\mu\text{F}, \, T_A = 25^\circ\text{C}$, unless otherwise noted.

NOTE:
7) Tested with a 3.5A inductor peak current at 3.3V input.
TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.3\text{V}, V_{OUT} = 3.3\text{V}, L = 1\mu\text{H}, C_{OUT} = 2 \times 22\mu\text{F}, T_A = 25^\circ\text{C}$, unless otherwise noted.
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
$V_{IN} = 3.3V$, $V_{OUT} = 3.3V$, $L = 1\mu H$, $C_{OUT} = 2\times22\mu F$, $T_A = 25^\circ C$, unless otherwise noted.

MPQ28164 Rev. 1.0 www.MonolithicPower.com

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 3.3V, V_{OUT} = 3.3V, L = 1\mu H, C_{OUT} = 2\times22\mu F, T_A = 25^\circ C$, unless otherwise noted.

**EN Start-Up**
- $I_{OUT} = 0A, V_{MODE} = High$

**EN Start-Up**
- $I_{OUT} = 0A, V_{MODE} = Low$

**EN Start-Up**
- $I_{OUT} = 2A, V_{MODE} = Low$

**EN Shutdown**
- $I_{OUT} = 0.01A, V_{MODE} = High$

**EN Shutdown**
- $I_{OUT} = 0.01A, V_{MODE} = Low$

**EN Shutdown**
- $I_{OUT} = 2A, V_{MODE} = Low$

**Response to Transient Load**
- $V_{IN} = 2.4V, I_{OUT} = 0.5A$ to $1.5A$, $V_{MODE} = High$

**Response to Transient Load**
- $V_{IN} = 3.3V, I_{OUT} = 0.5A$ to $1.5A$, $V_{MODE} = High$

**Response to Transient Load**
- $V_{IN} = 4.2V, I_{OUT} = 0.5A$ to $1.5A$, $V_{MODE} = High$
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
$V_{IN} = 3.3\,\text{V}, \quad V_{OUT} = 3.3\,\text{V}, \quad L = 1\,\mu\text{H}, \quad C_{OUT} = 2\times22\,\mu\text{F}, \quad T_{A} = 25^\circ\text{C}$, unless otherwise noted.

Protection for Output Short
$I_{OUT} = 2\,\text{A}$

Recovery from Output Short Protection
$I_{OUT} = 2\,\text{A}$
BLOCK DIAGRAM

Figure 1: Functional Block Diagram
OPERATION

The MPQ28164 is a high-efficiency, dual-mode, buck-boost converter that provides an output voltage above, equal to, or below the input voltage. The output voltage is sensed via FB through an external resistor divider from the output to ground. The voltage difference between FB and the internal reference is amplified by the error amplifier to generate a control signal \((V_{C\text{-Buck}})\). By comparing \(V_{C\text{-Buck}}\) with the internal current ramp signal (the sensed SWA’s current with slope compensation) through the buck comparator, a pulse-width modulation (PWM) control signal for the buck leg (SWA, SWB) is generated.

Another control signal \((V_{C\text{Boost}})\) is derived from \(V_{C\text{-Buck}}\) through the level shift. Similarly, \(V_{C\text{Boost}}\) is compared with the same ramp signal through the boost comparator and generates a PWM control signal for the boost leg (SWC, SWD). The switch topology for the buck-boost converter is shown in Figure 2.

![Figure 2: Buck-Boost Switch Topology](image)

Buck Region (VIN > VOUT)

When the input voltage is significantly higher than the output voltage, the converter can deliver energy to the load within SWA’s maximum duty cycle by switching SWA and SWB. The converter operates in buck mode. In this condition, SWD remains off and SWC remains on. \(V_{C\text{-Buck}}\) is compared with the current ramp signal normally and generates a PWM output. Therefore, SWA/SWB are pulse-width modulated to produce the required duty cycle and eventually support the output voltage.

Buck-Boost Region (VIN ≈ VOUT)

When VIN is close to VOUT, the converter is unable to provide enough energy to the load due to SWA’s maximum duty cycle, so the current ramp signal cannot trigger \(V_{C\text{-Buck}}\) in the first period, and SWA remains on with 100% duty cycle. If SWB is not turned on in the first period, boost begins working in the secondary period (SWC switches in the secondary period), and an offset voltage is added to the current ramp signal to allow it to reach \(V_{C\text{-Buck}}\). SWC turns off when the current ramp signal intersects with \(V_{C\text{Boost}}\) in the secondary period, and SWD conducts the inductor current when SWC is off. This is called boost operation.

SWA turns off when the current ramp signal intersects with \(V_{C\text{-Buck}}\) in the secondary period, and SWB turns on to conduct the inductor current after SWA turns off. This is called buck operation.

If SWB turns on in the secondary period, the boost operation (SWC on) is disabled in the following cycle. If SWA continues to conduct with 100% duty in the secondary cycle, the boost operation is also enabled in the following duty cycle. SWA/SWB and SWC/SWD switch during this condition simultaneously. This is called buck-boost mode.

Boost Region (VIN < VOUT)

When the input voltage is significantly lower than the output voltage, the control voltage \((V_{C\text{-Buck}})\) is always higher than the current ramp signal. The offset voltage is added to the current signal, so SWB cannot turn on in all cycles. The boost operation (SWC on) is enabled in every cycle based on the logic, so only SWC and SWD switch. This is called boost mode. In this condition, SWC/SWD are pulse-width modulated to produce the required duty cycle and eventually support the output regulation voltage.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is used to protect the device from operating at an insufficient supply voltage. The MPQ28164’s UVLO circuit monitors the VCC voltage. During start-up, VIN must rise higher than \(V_{\text{IN-UVLO-R}}\) to support enough VCC voltage and enable the IC. After the IC is enabled, VCC is powered by VIN or VOUT (depending on which is higher), so the IC can work, even if VIN drops to 1.2V, unless VCC drops to the \(V_{\text{CC-UVLO-F}}\) threshold.

During start-up, if VCC has a bias voltage from another power supply, the MPQ28164 can work with 1.2V of input power. If VIN is much lower than 1.2V, the SWA \(R_{\text{DS(ON)}}\) is high, and the
MPQ28164 cannot supply high power to the output. If VIN drops to 0.69V, the MPQ28164 stops working.

**VCC Power Supply**

When EN is high and VIN ramps up, VIN charges VCC. If VIN is higher than \( V_{\text{IN/UVLO-R}} \), the MPQ28164 begins working. All internal circuits of the MPQ28164 are supplied by VCC, and VCC only needs to be decoupled with a ceramic capacitor less than 1\( \mu \)F. After the system starts up, VCC is powered by the higher value of VIN or VOUT internally. If VCC is powered by VOUT, the MPQ28164 does not shut down until VIN drops to the UVLO falling threshold (0.69V) or VCC drops to the VCC UVLO falling threshold (1.56V). It is not suggested to supply the MPQ28164 with an input lower than 1.2V, even if VCC has a bias voltage due to SWA (P-FET) having an \( R_{\text{DS(ON)}} \) that is too high when VIN is low. Even with 1.2V of input power, the load capability is weaker than the high input condition due to the \( R_{\text{DS(ON)}} \).

**Internal Soft Start (SS)**

When EN is high and VIN is above the UVLO rising threshold, the MPQ28164 starts up with a soft-start (SS) function. The internal soft-start signal ramps up and controls the feedback reference voltage. After 4ms of blank time, if VOUT has not risen to 60% of the normal output voltage or if VOUT is pulled down to 60% of the normal output voltage due to an overload, the soft-start signal is pulled down to GND, and hiccup protection is initiated. During start-up or a hiccup recovery condition, an internal SS signal is clamped to \( V_{\text{FB}} + 0.3V \) if VOUT does not rise up. This limit can prevent a VOUT overshoot if the heavy load disappears suddenly during start-up.

During start-up or recovery from hiccup, if there is already some voltage on the output, this voltage is discharged by the negative current limit (-1A when the MPQ28164 operates in PWM mode regardless of the MODE/SYNC setting) to equal the SS voltage. VOUT then rises normally.

**MODE/SYNC Setting**

The MPQ28164 can be set in power-save mode (PSM) or fixed-frequency PWM mode in light load through the MODE/SYNC setting. When MODE/SYNC is pulled high, the MPQ28164 operates in fixed-frequency PWM mode. The current conducts while the inductor current direction reverses. In this mode, the VOUT ripple is lower than it is in PSM, but the power loss is higher due to the high-frequency switching.

When MODE/SYNC is pulled low, the MPQ28164 enters PSM automatically when the load decreases. In PSM, a group of switching pulses are initiated when the internal \( V_{\text{C-Buck}} \) rises higher than the PSM threshold (group pulses start with SWA/SWC on and end with SWB/SWD on). SWD is turned off if the SWD current flows from VOUT to SW2 in each period.

During start-up or a short-circuit protection (SCP) recovery condition, the MPQ28164 works in fixed-frequency PWM mode, even if MODE/SYNC is low. The negative inductor current is limited to -1A, the same as in constant frequency mode.

**OCP/SCP and Two Current Limits**

There are two peak-current limits in the MPQ28164. One is a steady-state switching current limit with a 4.2A typical value, and the other is a start-up switching current limit with a 2.5A typical value. The start-up current limit can control the input inrush current at a lower level when \( V_{\text{FB}} < 60% \times V_{\text{REF}} \) during start-up.

In overload or short-circuit condition, VOUT drops due to the steady-state switching current limit. If VOUT drops below 60% of its normal output, the MPQ28164 stops switching and recovers after ~8ms with hiccup mode protection. After the switching stops in hiccup protection, the internal soft-start signal is clamped to \( V_{\text{FB}} + 0.3V \), where \( V_{\text{FB}} \) is the divided voltage from the residual VOUT. This smooths the soft start-up when the MPQ28164 recovers from hiccup protection.

During the soft-start time, the MPQ28164 blanks during hiccup protection for about 4ms. After the 4ms blank time, if VOUT is still lower than 60% of the normal voltage, the MPQ28164 resumes hiccup mode. If VOUT rises above 60% of the normal value, the MPQ28164 enters normal operation.
Power Good (PG)
The MPQ28164 has a power-good (PG) output. PG is the open drain of the MOSFET. Pull PG up to VCC through a resistor (typically 100kΩ) during the application. After the FB voltage reaches 91.5% of the VREF voltage, PG is pulled high. When the FB voltage drops to 76% of the VREF voltage, PG is pulled low.

PG has a self-driving capability. If the MPQ28164 is off and PG is pulled up to another DC power source through a resistor, PG can also be pulled low (~0.7V) by the self-driving circuit.

Over-Voltage Protection (OVP)
If VOUT is higher than the typical 6.3V value, the switching stops. This helps protect the device from high-voltage stress. After the output drops below 5.3V, the switching recovers automatically.

Over-Temperature Protection (OTP)
An internal temperature sensor continuously monitors the IC junction temperature. If the IC temperature exceeds 160°C, the device stops operating. Once the temperature falls below 140°C, normal operation resumes.
APPLICATION INFORMATION

Setting the Output Voltage

A resistor divider from VOUT to FB is necessary to set the MPQ28164’s output voltage. The high-side feedback resistor (R1) can be calculated with Equation (1):

\[ R1 = \left( \frac{V_{OUT}}{V_{FB}} - 1 \right) \times R2 \]  

(1)

Where \( R2 \) is the low-side feedback resistor with a recommended value from 60 - 360\( \Omega \) to balance the stability and transient response.

Selecting an Inductor

With one buck-boost topology circuit, the inductor must support the buck application with the maximum input voltage and boost application with the minimum input voltage. Two critical inductance values can be determined according to the buck mode and boost mode current ripple, as shown in Equation (2) and Equation (3):

\[ L_{MIN-BUCK} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times F_{REQ} \times \Delta I_L} \]  

(2)

\[ L_{MIN-BOOST} = \frac{V_{IN(MIN)} \times (V_{OUT} - V_{IN(MIN)})}{V_{OUT} \times F_{REQ} \times \Delta I_L} \]  

(3)

Where \( F_{REQ} \) is the switching frequency, and \( \Delta I_L \) is the peak-to-peak inductor current ripple. The peak-to-peak ripple can be set to 10 - 30\% of the inductor current. The minimum inductor value for the application must be higher than the calculated value from both Equation (2) and Equation (3).

In addition to the inductance value, the inductor must support the peak current based on Equation (4) and Equation (5) to avoid saturation:

\[ I_{PEAK-BUCK} = I_{OUT} + \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{2 \times V_{IN(MAX)} \times F_{REQ} \times L} \]  

(4)

\[ I_{PEAK-BOOST} = \frac{V_{OUT} \times I_{OUT}}{\eta \times V_{IN(MIN)}} + \frac{V_{IN(MIN)} \times (V_{OUT} - V_{IN(MIN)})}{2 \times V_{OUT} \times F_{REQ} \times L} \]  

(5)

Where \( \eta \) is the estimated efficiency.

Selecting an Input and Output Capacitor

It is recommended to use ceramic capacitors with a low ESR as input and output capacitors to filter any disturbance present in the input and output line and to achieve stable operation.

Output capacitors with a minimum 10\( \mu \)F input and 22\( \mu \)F output are required to achieve optimal behavior from the device. The output capacitor affects loop stability. The input and output capacitors must be placed as close to the device as possible. Refer to the Typical Application Circuits section for optimized capacitor selection details.

PCB Layout Guidelines

Efficient PCB layout of the high-frequency switching power supplies is critical for stable operation. Poor layout can result in reduced performance, excessive EMI, resistive loss, and system instability. For best results, refer to Figure 3 and Figure 4 and follow the guidelines below.

1. Place the input capacitor and output capacitor close to VIN, VOUT, and PGND.
2. Place the VCC decoupling capacitor close to VCC and AGND.
3. Keep the FB resistor divider very close to FB.
4. Keep the FB trace far away from noise sources, such as SW1 and SW2.
5. Ensure that the layout of the copper of GND, VIN, and VOUT is wide enough to conduct high current and lower the die temperature.
6. Place vias in the GND copper around the chip for better thermal performance.
Design Example

Table 1 shows a design example following the application guidelines for the specifications below.

<table>
<thead>
<tr>
<th></th>
<th>Start-Up $V_{IN}$ (V)</th>
<th>Operation $V_{IN}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{OUT}$ (V)</td>
<td>1.8 - 5.5</td>
<td>1.2 - 5.5</td>
</tr>
<tr>
<td></td>
<td>3.3</td>
<td></td>
</tr>
</tbody>
</table>

The detailed application schematic is shown in Figure 5 and the performance can be found in the Typical Performance Characteristics section.
TYPICAL APPLICATION CIRCUITS

Figure 5: 3.3V Output Application Circuit

Figure 6: 5V Output Application Circuit
PACKAGE INFORMATION

QFN-11 (2mmx3mm)

NOTE:
1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
4) JEDEC REFERENCE IS MO-220.
5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN