

### DESCRIPTION

The MPQ2122 is an internally-compensated, 1MHz fixed-frequency, dual PWM, synchronous, step-down regulator. The MPQ2122 operates from a 2.7V-to-6V input, generates an output voltage as low as 0.608V, and has a 45µA quiescent current that makes it ideal for powering portable equipment that runs on a single cell lithium-ion (Li+) battery.

The MPQ2122 integrates dual 80mΩ high-side switches and 35mΩ synchronous rectifiers for high efficiency without an external Schottky diode. Peak-current mode control and internal compensation limits the minimum number of readily-available external components.

Fault-condition protections include cycle-by-cycle current limiting and thermal shutdown.

The MPQ2122 is available in an 8-pin TSOT23-8 package.

### FEATURES



- Dual 2A-Output Current
- >93% Peak Efficiency
- >80% Light-Load Efficiency
- Wide 2.7V-to-6V Operating Input Range
- 80mΩ and 35mΩ Internal Power MOSFET
- 1MHz Fixed Switching Frequency
- Adjustable Output from 0.608V to VIN
- 180° Phase-Shifted Operation
- 100% Duty-Cycle Operation
- 45µA Quiescent Current
- Cycle-by-Cycle Over-Current Protection
- Short-Circuit Protection with Hiccup Mode
- Thermal Shutdown
- Available in an 8-pin TSOT23-8 Package

### APPLICATIONS

- Small/Handhold Devices
- DVD Drivers
- Portable Instruments
- Smartphones and Feature Phones
- Battery-Powered Devices

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

### TYPICAL APPLICATION



### ORDERING INFORMATION

Part Number*	Package	Top Marking
MPQ2122GJ	TSOT23-8	See Below


\* For Tape & Reel, add suffix -Z (e.g. MPQ2122GJ-Z).

### TOP MARKING

| AEDY

AED: product code of MPQ2122GJ;  
Y: year code;

### PACKAGE REFERENCE



**ABSOLUTE MAXIMUM RATINGS** <sup>(1)</sup>

Supply Voltage V <sub>IN</sub> .....	6.5V
V <sub>SW</sub> –0.3V (-3V for<10ns) to 6.5V (7.5V for<10ns)	
All Other Pins.....	–0.3V to +6.5 V
Junction Temperature.....	150°C
Lead Temperature.....	260°C
Continuous Power Dissipation (T <sub>A</sub> = +25°C) <sup>(2)</sup>	
.....	1.25W

**Recommended Operating Conditions** <sup>(3)</sup>

Supply Voltage V <sub>IN</sub> .....	2.7V to 6V
Output Voltage V <sub>OUT</sub> .....	0.608V to 5.5V
Operating Junction Temp.....	–40°C to +125°C

<b>Thermal Resistance</b> <sup>(4)</sup>	<b>θ<sub>JA</sub></b>	<b>θ<sub>JC</sub></b>
TSOT23-8.....	100	55 °C/W

**Notes:**

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

**ELECTRICAL CHARACTERISTICS <sup>(5)</sup>**
 $V_{IN} = V_{EN} = 3.6V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Typical values are at  $T_J=25^{\circ}C$ .

Parameters	Symbol	Condition	Min	Typ	Max	Units	
Supply Current (Quiescent)	$I_Q$	$V_{IN}=3.6V$ , $V_{EN}=2V$ , $V_{FB} = 0.65V$	$T_J = +25^{\circ}C$	35	45	55	$\mu A$
			$T_J = -40^{\circ}C$ to $+125^{\circ}C$	30	45	60	
Shutdown Current		$V_{EN} = 0V$		0	1	$\mu A$	
IN Under-Voltage Lockout Threshold		Rising edge	2.4	2.5	2.6	V	
IN Under-Voltage Lockout Hysteresis				300		mV	
Regulated FB Voltage	$V_{FB}$	$T_A = +25^{\circ}C$	0.596	0.608	0.620	V	
		$T_J = -40^{\circ}C$ to $+125^{\circ}C$	0.59	0.608	0.626		
FB Input Current		$V_{FB} = 0.608V$		$\pm 10$	50	nA	
EN, HIGH Threshold		$-40^{\circ}C \leq T_J \leq +125^{\circ}C$	1.2			V	
EN, LOW Threshold		$-40^{\circ}C \leq T_J \leq +125^{\circ}C$			0.4	V	
Internal Soft-Start Time	$\tau_{SS}$			0.5		ms	
High-Side Switch, ON-Resistance	$R_{DSON\_P}$	$V_{IN}=5V$		80		m $\Omega$	
Low-Side Switch, ON-Resistance	$R_{DSON\_N}$	$V_{IN}=5V$		35		m $\Omega$	
SW Leakage Current		$V_{EN} = 0V$ ; $V_{IN} = 6V$ $V_{SW} = 0V$ and $6V$	$T_J = +25^{\circ}C$	-1	0	1	$\mu A$
High-Side Switch, Current Limit		Sourcing, $D=40\%$	$T_J = +25^{\circ}C$	2.8	3.5	4.5	A
			$T_J = -40^{\circ}C$ to $+125^{\circ}C$	2.3	3.5	4.5	
Oscillator Frequency		Both channels work in CCM	0.8	1	1.2	MHz	
Phase Shift				180		degree	
Minimum ON Time <sup>(6)</sup>	$\tau_{ON\_MIN}$			90		ns	
Minimum OFF Time	$\tau_{OFF\_MIN}$			100		ns	
Maximum Duty Cycle				100		%	
Thermal Shutdown Threshold <sup>(6)</sup>		Hysteresis = $30^{\circ}C$		160		$^{\circ}C$	










**Notes:**

 5) Production test at  $+25^{\circ}C$ . Specifications over the temperature range are guaranteed by design and characterization.

6) Guarantee by design


**TYPICAL PERFORMANCE CHARACTERISTICS**

$V_{IN} = 5V$ ,  $V_{OUT1} = 1.8V$ ,  $V_{OUT2} = 1.2V$ ,  $L = 1.5\mu H$ ,  $C_{OUT1}=C_{OUT2}=22\mu F$ ,  $T_A = 25^\circ C$ , unless otherwise noted.



**TYPICAL PERFORMANCE CHARACTERISTICS** (continued)


$V_{IN} = 5V$ ,  $V_{OUT1} = 1.8V$ ,  $V_{OUT2} = 1.2V$ ,  $L = 1.5\mu H$ ,  $C_{OUT1}=C_{OUT2}=22\mu F$ ,  $T_A = 25^\circ C$ , unless otherwise noted.




**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$V_{IN} = 5V$ ,  $V_{OUT1} = 1.8V$ ,  $V_{OUT2} = 1.2V$ ,  $L = 1.5\mu H$ ,  $C_{OUT1}=C_{OUT2}=22\mu F$ ,  $T_A = 25^\circ C$ , unless otherwise noted.


**Output ripple**  
 $I_{OUT1} = I_{OUT2} = 0A$




**Output ripple**  
 $I_{OUT1} = I_{OUT2} = 1A$




**Output ripple**  
 $I_{OUT1} = I_{OUT2} = 2A$




**Vin power up without load**  
 $I_{OUT1} = I_{OUT2} = 0A$




**Vin power up half oad**  
 $I_{OUT1} = I_{OUT2} = 1A$




**Vin power up full load**  
 $I_{OUT1} = I_{OUT2} = 2A$




**Vin power down without load**  
 $I_{OUT1} = I_{OUT2} = 0A$



**Vin power down half load**  
 $I_{OUT1} = I_{OUT2} = 1A$




**Vin power down full load**  
 $I_{OUT1} = I_{OUT2} = 2A$




**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$V_{IN} = 5V$ ,  $V_{OUT1} = 1.8V$ ,  $V_{OUT2} = 1.2V$ ,  $L = 1.5\mu H$ ,  $C_{OUT1}=C_{OUT2}=22\mu F$ ,  $T_A = 25^\circ C$ , unless otherwise noted.


**EN on without load**  
 $I_{OUT1} = I_{OUT2} = 0A$




**EN on with half load**  
 $I_{OUT1} = I_{OUT2} = 1A$




**EN on with full load**  
 $I_{OUT1} = I_{OUT2} = 2A$




**EN down without load**  
 $I_{OUT1} = I_{OUT2} = 0A$




**EN down with half load**  
 $I_{OUT1} = I_{OUT2} = 1A$




**EN down with full load**  
 $I_{OUT1} = I_{OUT2} = 2A$




**Vin Power On without load**  
 $I_{OUT1} = I_{OUT2} = 0A$



**Vin Power On**  
 $I_{OUT1} = 1A$ ,  $I_{OUT2} = 0A$



**Vin Power On**  
 $I_{OUT1} = 2A$ ,  $I_{OUT2} = 0A$






**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$V_{IN} = 5V$ ,  $V_{OUT1} = 1.8V$ ,  $V_{OUT2} = 1.2V$ ,  $L = 1.5\mu H$ ,  $C_{OUT1}=C_{OUT2}=22\mu F$ ,  $T_A = 25^\circ C$ , unless otherwise noted.

**Vin Power down**


$I_{OUT1} = I_{OUT2} = 0A$



40ms/div.

**Vin Power down**


$I_{OUT1} = 1A$ ,  $I_{OUT2} = 0A$



10ms/div.

**Vin Power down**


$I_{OUT1} = 2A$ ,  $I_{OUT2} = 0A$



10ms/div.

**Enable on**


$I_{OUT1} = I_{OUT2} = 0A$



400µs/div.

**Enable on**


$I_{OUT1} = 1A$ ,  $I_{OUT2} = 0A$



400µs/div.

**Enable on**


$I_{OUT1} = 2A$ ,  $I_{OUT2} = 0A$



400µs/div.

**Enable down**


$I_{OUT1} = I_{OUT2} = 0A$



1s/div.

**Enable down**


$I_{OUT1} = 1A$ ,  $I_{OUT2} = 0A$



100µs/div.

**Enable down**

$I_{OUT1} = 2A$ ,  $I_{OUT2} = 0A$




100µs/div.

**TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

$V_{IN} = 5V$ ,  $V_{OUT1} = 1.8V$ ,  $V_{OUT2} = 1.2V$ ,  $L = 1.5\mu H$ ,  $C_{OUT1}=C_{OUT2}=22\mu F$ ,  $T_A = 25^\circ C$ , unless otherwise noted.


**Load Transient**

1A Transient to 2A, 2.5A/ $\mu S$  speed



**Load Transient**

1A Transient to 2A, 2.5A/ $\mu S$  speed



## PIN FUNCTIONS

Package Pin #	Name	Description
1	FB2	Feedback 2. Error amplifier input. Connect to the tap of an external resistor divider between the output and GND. Sets the regulation voltage.
2	EN2	Channel 2 Enable. Buck.
3	SW2	Switch Node Connects to the channel 2 internal high-side and low-side power MOSFETs..Connects to the inductor.
4	EN1	Channel 1 Enable. Buck.
5	GND	Ground.
6	SW1	Switch Node Connects to the channel 1 internal high-side and low-side power MOSFETs..Connects to the inductor.
7	IN	Input Supply. Requires a decoupling capacitor to ground to reduce switching spikes.
8	FB1	Feedback 1. Error amplifier input. Connect to the tap of an external resistor divider between the output and GND. Sets the regulation voltage.




Figure 1: Functional Block Diagram


## OPERATION

MPQ2122 is a fully-integrated, dual-channel, synchronous, step-down converter. Both channels have peak-current modes with internal compensation for faster transient responses and cycle-by-cycle current limits.

MPQ2122 is optimized for low-voltage, portable applications where efficiency and small size are critical.

### 180° Phase-Shift

By default, the MPQ2122’s two channels operate at a 180° phase-shift to reduce input current ripple: The smaller current ripple allows for a smaller input bypass capacitor. In CCM, two internal clocks control the switching: The high-side MOSFET turns on at the corresponding CLK’s rising edge.



**Figure 2: Clock/Switching Timing**

However, the switching frequency for each channel falls when operating at low dropout, so the MPQ2122 operates at a default switching frequency of 1MHz with a fixed OFF time. After the input voltage recovers, switching for PWM mode resumes normally and synchronizes with the master oscillator for phase-shifted operation.

### Light-Load Operation

In light loads, the MPQ2122 uses a proprietary control scheme to save power and improve efficiency. The MPQ2122 will turn off the low side switch when inductor current starts to reverse. Then MPQ2122 works in discontinuous conduction mode (DCM) operation.

When either channel enters DCM or low-dropout operation, this channel will not be controlled by the internal 1MHz oscillator.

	Condition		Mode	
	CH1	CH2	CH1	CH2
1	Heavy Load		1MHz CCM	1MHz CCM, 0° Phase
2	Light Load		DCM	DCM
3	Low Dropout		Fixed OFF Time	Fixed OFF Time
4	Heavy Load	Light Load	0.95MHz CCM	DCM
5	Light Load	Heavy Load	DCM	0.95MHz CCM
6	Heavy Load	Low Dropout	0.95MHz CCM	Fixed OFF Time
7	Low Dropout	Heavy Load	Fixed OFF Time	0.95MHz CCM
8	Light Load	Low Dropout	DCM	Fixed OFF Time
9	Low Dropout	Light Load	Fixed OFF Time	DCM

### Soft Start

MPQ2122 has a built-in soft start that ramps up the output voltage at a controlled slew rate to start-up overshoot. The soft-start time is ~0.5ms.

### Current Limit and Short-Circuit Recovery

Each channel’s high-side switch has a 3.5A (typ.) current limit. The MPQ2122 treats any current-limit condition that remains for 400us as a short and enter hiccup mode.

The MPQ2122 disables its output power stage in hiccup mode, and then slowly discharges the soft-start capacitor before initiating soft-start. If the short-circuit condition remains, the MPQ2122 repeats this operation till the short circuit disappears and output returns to the regulation level.

## APPLICATION INFORMATION

### COMPONENT SELECTION

#### Output Voltage

External resistor dividers connected to the FB pins set the output voltages. The feedback resistor connected to FB1 (R1) also sets the feedback loop bandwidth ( $f_c$ ).

$f_c$  does not exceed  $0.1 \times f_{sw}$ . When using a ceramic output capacitor ( $C_o$ ), set the range to 50kHz and 100kHz for optimal transient performance and good phase margin. When using an electrolytic capacitor, set the loop bandwidth no higher than 1/4 the ESR zero frequency ( $f_{ESR}$ ).  $f_{ESR}$  is:

$$f_{ESR} = \frac{1}{2\pi \cdot R_{ESR} \cdot C_o}$$

We suggest using a 600k to 800k resistor for R1 when  $C_o=22\mu F$ . R2 is then:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.608V} - 1}$$

**Table 1: Resistor Values vs. Output Voltage**

V <sub>OUT</sub>	R1	R2	L	C <sub>OUT</sub> (Ceramic)
1.2V	806kΩ	825kΩ	0.47μH-2.2μH	22μF
1.5V	806kΩ	549kΩ	0.47μH-2.2μH	22μF
1.8V	806kΩ	412kΩ	0.47μH-2.2μH	22μF
2.5V	806kΩ	261kΩ	1μH-4.7μH	22μF
3.3V	806kΩ	182kΩ	1μH-4.7μH	22μF

#### Inductor Selection

Use a 1.5μH-to-2.2μH inductor with a DC current rating of at least 1.25 times the maximum load current for most applications. For best efficiency, select an inductor with a DC resistance <20mΩ. See Table 2 for recommended inductors. For most designs, estimate the inductance value using the following equation:

$$L = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} \cdot \Delta I_L \cdot f_{OSC}}$$

Where  $\Delta I_L$  is the inductor ripple current. Select an inductor ripple current equal to approximately 30% of the maximum load current, 2A.

The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

**Table 2: Suggested Surface-Mount Inductors**

Vendor	Part Number	L (μH)	DCR (mΩ)	SC (A)	L x W x H (mm <sup>3</sup> )
<b>WURTH</b>					
	744777002	2.2	13	6	7.3x7.3x4.5
	744310200	2	14.2	6.5	7x6.9x3
<b>TDK</b>					
	RLF7030T-1R5N6R1-T	1.5	8	6.5	7.8x6.8x3.2

#### Input Capacitor

The input capacitor reduces the surge current drawn from the input and the switching noise from the device. Select an input capacitor with a switching-frequency impedance that is less than the input source impedance to prevent high-frequency-switching current from passing to the input source. Use low-ESR ceramic capacitors with X5R or X7R dielectrics with small temperature coefficients. For most applications, a 22μF capacitor is sufficient.

#### Output Capacitor

The output capacitor limits the output voltage ripple and ensures a stable regulation loop. Select an output capacitor with low impedance at the switching frequency. Use ceramic capacitors with X5R or X7R dielectrics. Using an electrolytic capacitor may result in additional output voltage ripple, thermal issues, and requires additional care in selecting the feedback resistor (R1) due to the large ESR. The output ripple ( $\Delta V_{OUT}$ ) is approximately:

$$\Delta V_{OUT} = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} \cdot f_{OSC} \cdot L} \cdot \left( ESR + \frac{1}{8 \cdot f_{OSC} \cdot C_o} \right)$$

#### Power Dissipation

IC power dissipation plays an important role in circuit design—not only because of efficiency concerns, but also because of the chip's thermal requirements. Several parameters influence power dissipation, such as:

- Conduction Loss (Cond)
- Dead Time (DT)

- Switching Loss (SW)
- MOSFET Driver Current (DR)
- Supply Current (S)

Based on these parameters, we can estimate the power loss as:

$$P_{LOSS} = P_{Cond} + P_{DT} + P_{SW} + P_{DR} + P_S$$

### Thermal Regulation

As previously discussed, changes in IC temperature change the electrical characteristics, especially when the temperature exceeds the IC’s recommended operating range. Managing the IC’s temperature requires additional considerations to ensure that the IC runs below the maximum-allowable temperature. While operating the IC within recommended electrical limits is a major component to maintaining proper thermal regulation, specific layout designs can improve the thermal profile while limiting costs to either efficiency or operating range.

For the MPQ2122, connect the ground pin on the package to a GND plane on top of the PCB to use this plane as a heat sink. Connect this GND plane to GND planes beneath the IC using vias to further improve heat dissipation. However, given that these GND planes can introduce unwanted EMI noise and occupy valuable PCB space, design the size and shape of these planes to match the thermal resistance requirement:

$$\theta_{SA} = \theta_{JA} - \theta_{JC}$$


However, connecting the GND pin to a heat sink can not guarantee that the IC will not exceed its recommended temperature limits; for instance, if the ambient temperature exceeds the IC’s temperature limits. If the ambient air temperature approaches the IC’s temperature limit, options such as derating the IC so it operates using less power can help prevent thermal damage and unwanted electrical characteristics.

### PCB Layout

Proper layout of the switching power supplies is very important, and sometimes critical for proper function: poor layout design can result in poor line or load regulation and stability issues.

Place the high-current paths (GND, IN and SW) very close to the device with short, direct, and wide traces. Place the input capacitor as close as possible to the IN and GND pins. Place the

external feedback resistors next to the FB pin. Keep the switching node SW short and away from the feedback network. The circuit of below PCB layout is shown in Figure 4.



**Figure 3: Suggested PCB Layout**

### Design Example


Below is a design example following the application guidelines for the specifications:

**Table 3: Design Example**

<b>VIN</b>	5V
<b>VOUT1</b>	1.8V
<b>VOUT2</b>	1.2V

The detailed application schematic is shown in Figure 1. The typical performance and circuit waveforms have been shown in the Typical Performance Characteristics section. For more device applications, please refer to the related Evaluation Board Datasheets.

**TYPICAL APPLICATION CIRCUITS**




**Figure 4: Typical Application Circuit**




**PACKAGE INFORMATION**


**TSOT23-8**




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) JEDEC REFERENCE IS MO193, VARIATION BA
- 6) DRAWING IS NOT TO SCALE
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.