DESCRIPTION

The MP5120 (single), MP5220 (dual), and MP5420 (quad) are high-speed, high-voltage rail-to-rail input-output amplifiers for use as voltage reference buffers in Thin Film Transistor Liquid Crystal Displays (TFT-LCDs). The MP5120 family provides excellent overall performance and versatility. The 20MHz –3dB bandwidth and 45V/µs slew rate make these amplifier suitable for many portable applications.

The MP5120, MP5220, and MP5240 are designed to operate at supply voltages as low as 3.2V and up to 18V at 1.6mA of supply current per amplifier. The input can swing 0.5V below the negative rail and 0.5V above the positive rail. The output can swing within 100mV of each rail.

The MP5420 quad channel is available in the space-saving 14-pin TSSOP package. The MP5220 dual channel is available in the 8-pin MSOP package and the MP5120 single channel is available in 5-pin TSOT package. All feature a standard operational amplifier pin out.

FEATURES

- Supply Operation: +/-9V
- 20MHz –3dB Bandwidth
- 45V/µs Slew Rate
- Supply Current (per amplifier) 1.6mA
- Unity-Gain Stable
- Output Swing within 100mV of Supply Rail
- Rail-to-Rail Input Capability
- High Output Drive Capability (50mA)
- MP5120 Available in TSOT-5
- MP5220 Available in MSOP-8
- MP5420 Available in TSSOP14

APPLICATIONS

- TFT-LCD Drive Circuits
- Electronic Notebooks
- Electronic Games
- Touch-Screen Displays
- Personal Communication Devices
- Personal Digital Assistants (PDA)
- Portable Instrumentation
- Sampling ADC Amplifiers
- Wireless LAN
- Office Automation
- Active Filters
- ADC/DAC Buffer

“MPS” and “The Future of Analog IC Technology” are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION

![TYPICAL APPLICATION Diagram](image)
ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number*</th>
<th>Package</th>
<th>Top Marking</th>
<th>Free Air Temperature ($T_A$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MP5120DJ</td>
<td>TSOT</td>
<td>8F</td>
<td>–40°C to +85°C</td>
</tr>
<tr>
<td>MP5220DK</td>
<td>MSOP</td>
<td>5220D</td>
<td></td>
</tr>
<tr>
<td>MP5420DM</td>
<td>TSSOP</td>
<td>M5420DM</td>
<td></td>
</tr>
</tbody>
</table>

* For Tape & Reel, add suffix –Z (e.g. MP5120DJ–Z).
For RoHS Compliant packaging, add suffix –LF (e.g. MP5120DJ–LF–Z)

PACKAGE INFORMATION

MP5120 (5-PIN TSOT)

1. VOUT
2. VS-
3. VIN+
4. VIN-
5. VS+

MP5220 (8-PIN MSOP)

1. VOUTA
2. VINA-
3. VINA+
4. VS-
5. VINB+
6. VINB-
7. VOUTB
8. VS+

MP5420 (14-PIN TSSOP)

1. VOUTA
2. VINA-
3. VINA+
4. VS+
5. VINB+
6. VINB-
7. VOUTB
8. VOUTC
9. VOUTD
10. VIND+
11. VIND-
12. VINC+
13. VINC-
14. VOUTD
ABSOLUTE MAXIMUM RATINGS (1)  
(T_A=25°C) 
Supply Voltage between V_{S+} and V_{S-}  
.....................................................−0.3V to +22V  
Input Voltage..............................V_{S-} − 0.5V, V_{S+} +0.5V  
Maximum Continuous Output Current  
.....................................................50mA  
Maximum Die Temperature ..............+125°C  
Storage Temperature..............−60°C to +150°C  
Ambient Operating Temp. ..........−40°C to +85°C  
Power Dissipation .................. See Curves (2)  

Recommended Operating Conditions (3)  
Power Supply Operation (V_{S+} to V_{S-})  
.....................................................3.2V to +18V  
Operating Junct. Temp (T_J) ........−40°C to +125°C  

Thermal Resistance (4)  
<table>
<thead>
<tr>
<th></th>
<th>( \theta_{JA} )</th>
<th>( \theta_{JC} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSOP</td>
<td>150</td>
<td>65.°C/W</td>
</tr>
<tr>
<td>TSOT</td>
<td>220</td>
<td>110.°C/W</td>
</tr>
<tr>
<td>TSSOT</td>
<td>40</td>
<td>6.°C/W</td>
</tr>
</tbody>
</table>

Notes:  
1) Exceeding these ratings may damage the device.  
2) The maximum allowable power dissipation is a function of the maximum junction temperature \( T_J \) (MAX), the junction-to-ambient thermal resistance \( \theta_{JA} \), and the ambient temperature \( T_A \). The maximum allowable continuous power dissipation at any ambient temperature is calculated by \( P_D \) (MAX) = \( T_J \) (MAX)\( T_A \)/\( \theta_{JA} \). Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.  
3) The device is not guaranteed to function outside of its operating conditions.  
4) Measured on JESD51-7, 4-layer PCB.
ELECTRICAL CHARACTERISTICS

$V_{S+} = +5V$, $V_{S-} = -5V$, $R_L = 10k\Omega$ and $C_L = 10pF$, $T_A = T_J = 25°C$, unless otherwise noted.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>INPUT CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Offset Voltage</td>
<td>$V_{OS}$</td>
<td>$V_{CM}=5V$</td>
<td>2</td>
<td>20</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>Average Offset Voltage Drift</td>
<td>$TCV_{OS}$</td>
<td></td>
<td>5</td>
<td></td>
<td>µ/°C</td>
<td></td>
</tr>
<tr>
<td>Input Bias Current</td>
<td>$I_B$</td>
<td>$V_{CM}=5V$</td>
<td>0.5</td>
<td>2</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>Input Impedance</td>
<td>$R_{IN}$</td>
<td></td>
<td>1</td>
<td></td>
<td>GΩ</td>
<td></td>
</tr>
<tr>
<td>Input Capacitance</td>
<td>$C_{IN}$</td>
<td></td>
<td>1.35</td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Common-Mode Input Range</td>
<td>$CMIR$</td>
<td></td>
<td>-5.5</td>
<td></td>
<td>+5.5</td>
<td>V</td>
</tr>
<tr>
<td>Common-Mode Rejection Ratio</td>
<td>$CMRR$</td>
<td>for $V_{IN}$ from -5.5V to +5.5V</td>
<td>60</td>
<td>85</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Open Loop Gain</td>
<td>$A_{VOL}$</td>
<td>$-4.5V \leq V_{OUT} \leq +4.5V$</td>
<td>50</td>
<td>60</td>
<td>≤</td>
<td>dB</td>
</tr>
<tr>
<td><strong>OUTPUT CHARACTERISTICS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Swing Low</td>
<td>$V_{OL}$</td>
<td>$I_L = -5mA$</td>
<td>-4.95</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Output Swing High</td>
<td>$V_{OH}$</td>
<td>$I_L = -5mA$</td>
<td>4.82</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Short Circuit Current</td>
<td>$I_{SC}$</td>
<td>Sourcing</td>
<td>70</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Sinking</td>
<td>130</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>POWER SUPPLY PERFORMANCE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power Supply Rejection Ratio</td>
<td>$PSRR$</td>
<td>$V_S$ is moved from ±2.25V to ±7.75V</td>
<td>70</td>
<td>95</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Supply Current (Per Amplifier)</td>
<td>$I_S$</td>
<td>No load</td>
<td>1.6</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td><strong>DYNAMIC PERFORMANCE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Slew Rate (Rise/Fall)</td>
<td>$SR$</td>
<td>$-4.0V \leq V_{OUT} \leq +4.0V$, 20% to 80%</td>
<td>45</td>
<td></td>
<td>V/µs</td>
<td></td>
</tr>
<tr>
<td>Settling to +0.1% ($A_V = +1$)</td>
<td>$t_s$</td>
<td>($A_V = +1$), $V_0 = 2V$ step</td>
<td>500</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>-3dB Bandwidth</td>
<td>$BW$</td>
<td>$R_L = 10k\Omega$, $C_L = 10pF$</td>
<td>20</td>
<td></td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>Gain-Bandwidth Product</td>
<td>$GBWP$</td>
<td>$R_L = 10k\Omega$, $C_L = 10pF$</td>
<td>14</td>
<td></td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>Phase Margin</td>
<td>$PM$</td>
<td>$R_L = 10k\Omega$, $C_L = 10pF$</td>
<td>50</td>
<td></td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>Channel Separation</td>
<td>$CS$</td>
<td>$f = 5MHz$ (MP5220 &amp; MP5420 only)</td>
<td>70</td>
<td></td>
<td>dB</td>
<td></td>
</tr>
</tbody>
</table>
TYPICAL PERFORMANCE CHARACTERISTICS

$V_{S+}=5V$, $V_{S-}=-5V$, $R_L=10\, \Omega$, $C_L=12\, \text{pF}$, $T_A=25^\circ\text{C}$, unless otherwise noted.

**Supply Current vs. Supply Voltage**

**$V_{OS}$ vs. $V_{IN}$**

**PSRR vs. Frequency**

**Open Loop**

**Closed Loop Av=1**

**Closed Loop Av=2**

**Frequency Response vs. $C_L$**

**Frequency Response vs. $R_L$**

**Output Noise vs. Frequency**
TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{S+}=5V$, $V_{S-}=-5V$, $R_L=10\,\Omega$, $C_L=12pF$, $T_A=25^\circ C$, unless otherwise noted.

**Small Signal Pulse Response**

- $V_{S+}=+1.2V$, $V_{S-}=-1.2V$, $V_{IN}=\pm0.1V$, $A_V=6$
- $V_{S+}=+1.2V$, $V_{S-}=-1.2V$, $V_{IN}=\pm0.1V$, $A_V=5$
- $V_{IN}=\pm50mV$, $A_V=+1$

**Rail to Rail Operation Response**

- $V_{S+}=+1.2V$, $V_{S-}=-1.2V$, $V_{IN}=\pm0.24V$, $A_V=5$
- $V_{IN}=\pm0.8V$, $A_V=+6$
- $V_{IN}=\pm3V$, $A_V=+1$

**Rail to Rail Output Response**

- $V_{IN}=\pm5V$, $A_V=1$
- $V_{S+}=+1.2V$, $V_{S-}=-1.2V$, $V_{IN}=\pm0.22V$, $A_V=-5$
- $V_{S+}=+6V$, $V_{S-}=-6V$, $V_{IN}=\pm1.2V$, $A_V=-5$
OPERATION DESCRIPTION
The MP5120/MP5220/MP5420 are high-speed, high slew rate, rail-to-rail input-output operational amplifiers. These devices can operate up to 50mA output current and 20MHz bandwidth.

INPUT
The MP5X21 can operate with inputs from rail to rail. It does this through the use of two differential pairs. A traditional PNP differential pair is used from 0.5V below the negative rail to 1V below the positive rail. At that point the input is switched to a NPN differential pair to operate up to 0.5V above the positive rail. The transition from one input differential pair to the other can cause distortion. Inputs near the rails can also cause distortion and degradation of other specifications.

OUTPUT
Current Rating
The MP5X21 can sink or source 50mA. It can provide high values of peak current, and much reduced value of average current. When the output voltages are near the rails the ability to provide current will be reduced.

Output Power
Make sure that the rms power is such that the die junction temperature will remain below 125°C.

Power Requirements
The MP5x20 family operates from a voltage supply, of ±Vs and ground, or from a Vs split supply. Dual supply range is ±1.6V to ±9.0V.

PSRR and Noise
A common figure of merit is the PSRR (Power Supply Rejection Ratio). The PSRR is a measure of how much noise gets from the supply rails into the output. Notice that the PSRR falls with increasing frequency. In order to have good PSRR the ripple voltages and frequencies of the systems switching power supplies should be measured. If the PSRR is not acceptable, inductors can be inserted in series with the power supply rails to provide improved PSRR. Also make sure there are no transients created on the power supply lines when the MP5X21 load changes suddenly. This can damage the part.

Transients
In addition to the ripple and noise on the power supplies, there are also transient voltage changes. This can be caused by another device on the same power supply suddenly drawing current or suddenly stopping a current draw. The design engineer should insure that there are no damaging transients induced on the power supply lines when the op amp suddenly changes current delivery.

LAYOUT
Ground Plane
Connect the opamp to a ground plane rather than ground traces for very low impedance. If this is not possible then make the ground traces as fat and short as possible

Decoupling
High performance devices such as the MP5X21, with high slew rates and high currents, need large decoupling capacitors. These should be placed as close to the supply pins as possible. Use ground and power planes to make these decoupling capacitors as effective as possible. If that is not realistic then make the ground and power traces as thick and short as possible.
PACKAGE INFORMATION

MP5120_MP5220_MP5420 –HIGH SPEED, +/-9V, RAIL-TO-RAIL INPUT-OUTPUT OP AMPS

RECOMMENDED LAND PATTERN

NOTE:
1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
5) DRAWING CONFORMS TO JEDEC MO-193, VARIATION AA.
6) DRAWING IS NOT TO SCALE.
PACKAGE INFORMATION

MSOP8

NOTE:
1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5) PIN 1 IDENTIFICATION HAS HALF OR FULL CIRCLE OPTION.
6) DRAWING MEETS JEDEC MO-187, VARIATION AA.
7) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN
PACKAGE INFORMATION

TSSOP14

TOP VIEW

RECOMMENDED LAND PATTERN

FRONT VIEW

SIDE VIEW

NOTE:
1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
5) DRAWING CONFORMS TO JEDEC MO-153, VARIATION AB-1.
6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.