DESCRIPTION

The MP3418 is a high-efficiency, synchronous, current-mode, step-up converter with output disconnect.

The MP3418 can start up from an input voltage as low as 0.8V to provide inrush current limiting, and output short-circuit protection. The integrated, P-channel, synchronous rectifier improves efficiency and eliminates the need for an external Schottky diode. The PMOS disconnects the output from the input when the part shuts down. This output disconnect feature allows the output to be completely discharged, thus allowing the part to draw less than 1µA in shutdown mode.

The 1.2MHz switching frequency allows for smaller external components, while the internal compensation and the soft-start minimize the external component count: these feature help to produce a compact solution for a wide current load range.

The MP3418 is available in a small 8-pin TSOT23 package.

FEATURES

- Up to 96% Efficiency
- 0.8V Low Voltage Start-Up
- 0.6V-to-4V Input Range
- 1.8V-to-4V Output Range
- Internal Synchronous Rectifier
- 1.2MHz Fixed-Frequency Switching
- Typical 38µA Quiescent Current
- Typical 0.1µA Shutdown Current
- Current-Mode Control with Internal Compensation
- True Output Disconnect from Input
- \( V_{IN} > V_{OUT} \) Down Mode Operation
- High Efficiency under Light-Load Conditions
- Very Small External Components
- Inrush Current Limiting and Internal Soft-Start
- Over-Voltage Protection
- Short-Circuit Protection
- TSOT23-8 Package

APPLICATIONS

- Battery-Powered Products
- Personal Medical Devices
- Portable Media Players
- Wireless Peripherals
- Handheld Computers and Smartphones

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. “MPS” and “The Future of Analog IC Technology” are Registered Trademarks of Monolithic Power Systems, Inc.
**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number*</th>
<th>Package</th>
<th>Top Marking</th>
</tr>
</thead>
<tbody>
<tr>
<td>MP3418GJ</td>
<td>TSOT23-8</td>
<td>AET</td>
</tr>
</tbody>
</table>

* For Tape & Reel, add suffix –Z (e.g. MP3418GJ–Z);

**PACKAGE REFERENCE**

**TOP VIEW**

IN 1 |
OUT 2 |
SW 3  |
PGND 4 |

8  EN |
7  FB |
6  AGND |
5  NC |

---

**ABSOLUTE MAXIMUM RATINGS**

1. SW Pin, OUT Pin: -0.5V to +6.5V
2. All other Pins: -0.5V to +6V
3. Continuous Power Dissipation: 1.25W
4. Junction Temperature: 150°C
5. Lead Temperature: 260°C
6. Storage Temperature: -65°C to +150°C

**Recommended Operating Conditions**

1. Start-up Voltage \( V_{ST} \): 0.8V to 4V
2. Supply Voltage \( V_{IN} \): 0.6V to 4V
3. \( V_{OUT} \): 1.8V to 4V
4. Operating Junction Temp. \( (T_J) \): -40°C to +125°C

**Thermal Resistance**

- **TSOT23-8**: 100 °C/W

**Notes:**

1. Exceeding these ratings may damage the device.
2. The maximum allowable power dissipation is a function of the maximum junction temperature \( T_J(MAX) \), the junction-to-ambient thermal resistance \( \theta_{JA} \), and the ambient temperature \( T_A \). The maximum allowable continuous power dissipation at any ambient temperature is calculated by \( P_D(MAX) = \frac{(T_J(MAX) - T_A)}{\theta_{JA}} \). Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3. The device is not guaranteed to function outside of its operation conditions.
4. Measured on JESD51-7 4-layer board.
ELECTRICAL CHARACTERISTICS

$V_{IN} = V_{EN} = 1.8V$, $V_{OUT} = 3.3V$, $T_A = 25^\circ C$, unless otherwise noted.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Symbol</th>
<th>Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum Startup Voltage</td>
<td>$V_{ST}$</td>
<td></td>
<td>0.8</td>
<td>1.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Operating Input Voltage</td>
<td>$V_{IN}$</td>
<td></td>
<td>0.6</td>
<td>4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Output Voltage Adjust Range</td>
<td>$V_{OUT}$</td>
<td>$V_{EN}=V_{IN}=1.8V, V_{OUT}=3.3V$, no load, Measured on OUT pin</td>
<td>1.8</td>
<td>4.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Quiescent Current</td>
<td>$I_{QNS}$</td>
<td>$V_{EN}=V_{OUT}=0V$, Measured on IN pin</td>
<td>38</td>
<td>50</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>Shutdown Current</td>
<td>$I_{SD}$</td>
<td>$V_{EN}=V_{OUT}=0V$, Measured on IN pin</td>
<td>0.1</td>
<td>1</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>IN Under-Voltage Lockout</td>
<td>$V_{UVLO}$</td>
<td>$V_{IN}$ Rising</td>
<td>0.4</td>
<td>0.5</td>
<td>0.6</td>
<td>V</td>
</tr>
<tr>
<td>Operation Frequency</td>
<td>$f_{SW}$</td>
<td></td>
<td>1.0</td>
<td>1.2</td>
<td>1.4</td>
<td>MHz</td>
</tr>
<tr>
<td>Feedback Voltage</td>
<td>$V_{FB}$</td>
<td></td>
<td>1.19</td>
<td>1.21</td>
<td>1.23</td>
<td>V</td>
</tr>
<tr>
<td>Feedback Input Current</td>
<td>$I_{FB}$</td>
<td>$V_{FB}=1.25V$</td>
<td>1</td>
<td>50</td>
<td>nA</td>
<td></td>
</tr>
<tr>
<td>NMOS On-Resistance</td>
<td>$R_{NDS_ON}$</td>
<td></td>
<td>110</td>
<td>mΩ</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NMOS Leakage Current</td>
<td>$I_{N_LK}$</td>
<td>$V_{SW}=6.5V$</td>
<td>0.1</td>
<td>1</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>PMOS On-Resistance</td>
<td>$R_{PDS_ON}$</td>
<td></td>
<td>120</td>
<td>mΩ</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PMOS Leakage Current</td>
<td>$I_{P_LK}$</td>
<td>$V_{SW}=6.5V, V_{OUT}=0V$</td>
<td>0.1</td>
<td>1</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>Maximum Duty Cycle</td>
<td>$D_{MAX}$</td>
<td></td>
<td>85</td>
<td>90</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Startup Current Limit</td>
<td>$I_{ST_LIMIT}$</td>
<td></td>
<td>200</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NMOS Current Limit</td>
<td>$I_{SW_LIMIT}$</td>
<td></td>
<td>300</td>
<td>400</td>
<td>500</td>
<td>mA</td>
</tr>
<tr>
<td>EN Input High Level</td>
<td>$V_{EN_H}$</td>
<td></td>
<td>0.7</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EN Input Low Level</td>
<td>$V_{EN_L}$</td>
<td></td>
<td>0.1</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EN Input Current</td>
<td>$I_{EN}$</td>
<td>Connect to $V_{IN}$</td>
<td>0.6</td>
<td>1.2</td>
<td>2</td>
<td>µA</td>
</tr>
<tr>
<td>Thermal Shutdown(^{(5)})</td>
<td></td>
<td></td>
<td>150</td>
<td></td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Over Temperature Hysteresis(^{(5)})</td>
<td></td>
<td></td>
<td>20</td>
<td></td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

Notes:

5) Guaranteed by design, not tested
TYPICAL PERFORMANCE CHARACTERISTICS
Performance waveforms are tested on the evaluation board in the Design Example section. $V_{IN} = 2.4\text{V}$, $V_{OUT} = 3.3\text{V}$, $L = 6.8\mu\text{H}$, $C_{OUT} = 10\mu\text{F}$, $T_A = 25\degree\text{C}$, unless otherwise noted.

- **EN Threshold vs. Input Voltage**
- **Current Limit vs. Duty**
- **Efficiency vs. Load Current**

- **Efficiency vs. Input Voltage**
- **Load Regulation**
- **Line Regulation**
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Performance waveforms are tested on the evaluation board in the Design Example section. $V_{IN} = 2.4V$, $V_{OUT} = 3.3V$, $L = 6.8\mu H$, $C_{OUT} = 10uF$, $T_A = 25^\circ C$, unless otherwise noted.
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Performance waveforms are tested on the evaluation board in the Design Example section.
\(V_{IN} = 2.4V, \ V_{OUT} = 3.3V, \ L = 6.8\mu H, \ C_{OUT} = 10\mu F, \ T_A = 25^\circ C\), unless otherwise noted.
## PIN FUNCTIONS

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Name</th>
<th>Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>IN</td>
<td>Input Supply. Requires bypass capacitor.</td>
</tr>
<tr>
<td>2</td>
<td>OUT</td>
<td>Output Node. Source of the internal synchronous rectifier. Place the output capacitor as close as possible between OUT and PGND.</td>
</tr>
<tr>
<td>3</td>
<td>SW</td>
<td>Output Switch Node. Connect the inductor to SW to complete the step-up converter.</td>
</tr>
<tr>
<td>4</td>
<td>PGND</td>
<td>Power Ground. Reference ground of the regulated output voltage.</td>
</tr>
<tr>
<td>5</td>
<td>NC</td>
<td>No Connection.</td>
</tr>
<tr>
<td>6</td>
<td>AGND</td>
<td>Analog Ground.</td>
</tr>
<tr>
<td>7</td>
<td>FB</td>
<td>Feedback. Connect to the tap of an external resistive voltage divider from the output to FB to set the output voltage.</td>
</tr>
<tr>
<td>8</td>
<td>EN</td>
<td>Enable input. Turns regulator on ($V_{EN}&gt;0.7V$) or off ($V_{EN}&lt;0.1V$). Don't apply a voltage greater than 6.5V to this pin.</td>
</tr>
</tbody>
</table>
Figure 1: Functional Block Diagram
OPERATION

The MP3418 is a 1.2MHz, synchronous, step-up converter housed in a compact TSOT23 package with true output disconnect. Able to operate at low-input voltages of less than 0.8V, the device features fixed-frequency current-mode PWM control for exceptional line and load regulation. Internal soft-start and loop compensation simplify the design process and minimize the external components. The internal low-\(R_{DS(ON)}\) MOSFETs combined with PowerSave Mode operation enable the device to maintain high efficiency over a wide current-load range.

**Synchronous Rectifier**

The MP3418 integrates an N-channel and a P-channel MOSFET to realize a synchronous rectifier. Replacing the traditional Schottky diode with a low-\(R_{DS(ON)}\) PMOS improves efficiency. In a conventional synchronous rectifier, the PMOS body diode is forward-biased, and the current flows from \(V_{IN}\) to \(V_{OUT}\). The MP3418 allows for true output disconnect by eliminating the body diode, and prevents battery depletion when the converter shuts down. To prevent excessive inductor current, the PMOS synchronous rectifier only functions when \(V_{OUT} > (V_{IN} +200mV)\).

**Start-Up**

When EN is on, the MP3418 starts up with a linear charge period. During this linear charge period, the rectifier PMOS turns on until the output capacitor charges to \(V_{IN}–200mV\); the PMOS current is limited during this period to around 200mA to avoid inrush current. This circuit also helps to limit the output current under short circuit conditions.

After the linear charging period, the device starts switching. If \(V_{OUT}\) remains below 1.7V, the part then works in free-running mode; in this mode, the device works in open loop first at a variable frequency then at a fixed 500kHz switching frequency, the duty cycle depends on the input-output ratio, and the switching current is limited to 400mA to avoid the start-up current inrush.

The internal soft-start (SS) does not take charge and continues to rise following the FB voltage during the linear charging and free-running period. Once the output voltage reaches 1.7V, the normal closed-loop operation initiates, \(V_{OUT}\) starts to rise under the control of SS. It then works either in boost mode or down mode depending on \(V_{IN}\) and \(V_{OUT}\). Table 1 lists the operation modes during start up.

<table>
<thead>
<tr>
<th>(V_{OUT})</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>(&lt;Vin–200mV &amp; V_{OUT}&lt;1.7V)</td>
<td>Linear Charge</td>
</tr>
<tr>
<td>(\geq Vin–200mV &amp; V_{OUT}&lt;1.7V)</td>
<td>Free Running</td>
</tr>
<tr>
<td>(&lt;Vin+200mV &amp; V_{OUT}\geq1.7V)</td>
<td>Down mode</td>
</tr>
<tr>
<td>(&gt;Vin+200mV &amp; V_{OUT}\geq1.7V)</td>
<td>Boost Mode</td>
</tr>
</tbody>
</table>

In normal mode, when \(V_{OUT}>Vin+200mV\), the MP3418 powers itself from \(V_{OUT}\) instead of \(V_{IN}\). This allows the battery voltage to drop to as low as 0.6V without affecting the circuit operation. The battery supplies sufficient energy to the output and becomes the only limiting factor in the application.

**Device Enable**

The device operates when EN is high (>0.7V). It enters shutdown mode when EN is set to low (<0.1V). In shutdown mode, the regulator stops switching and halts all internal control circuitry and eliminate body-diode conduction of the internal PMOS rectifier. This isolates the load from the input, and means that the output voltage can drop below the input voltage during shutdown.

**Power-Save Mode**

The MP3418 automatically enters power-save mode (PSM) when the load decreases, and resumes PWM mode when the load increases. In PSM, the converter only operates when the output voltage falls below the set threshold, and ramps up by several pulses with the same switching frequency as PWM mode. It resumes power-save mode once the output voltage exceeds the high threshold. PSM requires fewer circuit resources than PWM mode. All unused circuitry is disabled, so as to reduce quiescent power dissipation as well as switching power loss. The \(OUT\) pin voltage-
monitoring circuit and error amplifier with loop compensation for peak-current– mode control remain active.

The output ripple, which is usually around 1% peak to peak, can be reduced by increasing the output capacitance and also by adding a small feed-forward capacitance (around 5.6pF).

The MP3418 operates from PSM to PWM mode depending on the load, which varies with the input voltage, inductor value, and the output capacitor value.

Under-Voltage Lockout
Under-voltage lockout prevents device startup when V\text{IN} falls below 0.5V while in operation and the battery is being discharged.

Error Amplifier
The error amplifier (EA) is an internally-compensated amplifier. The EA compares the internal 1.21V reference voltage against V\text{FB} to generate an error signal. The output voltage of MP3418 could be adjusted from 1.8V to 4V by connecting FB to the tap of an external voltage divider from V\text{OUT} to ground, as per the following equation:

\[ V_{\text{OUT}} = 1.21V \times \left(1 + \frac{R_1}{R_2}\right) \] (1)

Set R1 and R2 as large as possible to achieve a low quiescent current. Usually, select an R1 value larger than 300k for good stability and transient balance.

Current Sensing
Lossless current sensing converts the NMOS switch current signal to a voltage that can be summed with the internal slope compensator. The difference between this summed signal and the error amplifier output provides control over the peak current through the PWM. Peak switch current is limited to approximately 400mA, independent of input or output voltage. The switching current signal is blanked for 60ns to enhance noise rejection.

Thermal Protection
The device has an internal temperature monitor. If the die temperature exceeds 150°C, the switches turn off. Once the output drops below 1.7V, it will turn on..

Output Disconnect and Inrush Limiting
The MP3418 is designed to allow true output disconnect by eliminating the internal PMOS rectifier's body diode conduction. This feature allows V\text{OUT} to go to 0V during shutdown and draw 0A from the input source. It also allows for inrush current limiting at start-up, which minimizes surge currents at the input supply.

To minimize voltage overshoot on the SW pin due to stray inductance, keep the output filter capacitor as close as possible to the V\text{OUT} pin and use very low ESR/ESL ceramic capacitors tied to a clean ground plane.

Short-Circuit Protection
Unlike most step-up converters, the MP3418 allows for short circuits on the output. In the event of a short circuit, the device first turns off the NMOS when the sensed current reaches the current limit. The device then enters a linear charge period with the current limited as with the start-up period. In addition, the thermal regulation circuit further controls the input current if the die temperature rises above 150°C.

Down Mode (V\text{IN}>V\text{OUT}) Operation
The MP3418 will continue to regulate the output voltage even when the input voltage exceeds the output voltage. This is achieved by terminating the switching at the synchronous PMOS and applying V\text{IN} statically on its gate. This ensures that the slope of the inductor current will reverse while current flows to the output. Since the PMOS no longer acts as a low-impedance switch in this mode, power dissipation increases within the IC to cause a sharp drop in efficiency. Limit the maximum output current to maintain an acceptable junction temperature.
APPLICATION INFORMATION

COMPONENT SELECTION

Input Capacitor Selection

Low ESR input capacitors reduce input switching noise and reduce the peak current drawn from the battery. It follows that ceramic capacitors are also a good choice for input decoupling and should be located as close as possible to the device. Add a ceramic capacitor larger than 4.7µF in parallel with a 100nF ceramic capacitor close to the IC.

Output Capacitor Selection

The output capacitor requires a minimum capacitance value of 10µF at the programmed output voltage to ensure stability over the full operating range. A higher capacitance value may be required to lower the output ripple and also the transient response. Low ESR capacitors, such as X5R- or X7R-type ceramic capacitors, are recommended. Assuming that the ESR is zero, estimate the minimum output capacitance to support the ripple in the PWM mode as:

\[ C_o \geq \frac{I_o \times (V_{OUT(MAX)} - V_{IN(MIN)})}{f_S \times V_{OUT(MAX)} \times \Delta V} \]  

Where,

- \( V_{OUT(MAX)} \) = Maximum output voltage
- \( V_{IN(MIN)} \) = Minimum Input voltage
- \( I_o \) = Output current
- \( f_S \) = Switching frequency
- \( \Delta V \) = Acceptable output ripple

Additional output capacitance may also be required for applications where \( V_{IN}=V_{OUT} \) to reduce ripple in PSM mode and to ensure stability in PWM mode, especially at higher output load currents.

Inductor Selection

The MP3418 can use small surface-mount inductors due to its 1.2MHz switching frequency. Inductor values between 4.7µH and 10µH are suitable for most applications. Larger values of inductance will allow slightly greater output current capability (and lower the PSM threshold) by reducing the inductor ripple current. Increasing the inductance above 10µH will increase component size while providing little improvement in output current capability. The minimum inductance value is given by:

\[ L \geq \frac{V_{IN(MIN)} \times (V_{OUT(MAX)} - V_{IN(MIN)})}{2 \times V_{OUT(MAX)} \times \Delta I_L \times f_S} \]  

Where \( \Delta I_L \) is the acceptable inductor current ripple

The inductor current ripple is typically set at 30% to 40% of the maximum inductor current. High-frequency ferrite-core inductor materials reduce frequency-dependent power losses and improve efficiency compared to cheaper powdered-iron cores. The inductor should have low DCR (inductor series resistance without saturated windings) to reduce the resistive power loss; further reducing the DCR will significantly improve efficiency when DCR<<\( R_{DS-ON} \). Select a large-enough saturation current (\( I_{SAT} \)) to support the current peak.

The device enters PSM at a load that borders continuous and discontinuous PWM operation, which means the averaged inductor current (\( I_{AVG} \)) is equal to half of the inductor current ripple (\( \Delta I_L \)). So a larger inductor may lead to a lower PSM enter level.
PCB Layout Considerations

Layout is important, especially for switching power supplies with high switching frequencies; poor layout results in reduced performance, EMI problems, resistive loss, and even system instability.

Following the rules below can help ensure a stable layout design:

1. Place a decoupling capacitor (>100nF) as close as possible from \( V_{\text{OUT}} \) to PGND. Avoid placing vias between the OUT pin and the output capacitor to reduce spikes on the SW node and improve EMI performance.

2. Place the input capacitor, output capacitor, and inductor as close as possible to the IC as possible with a short and wide trace.

3. Place the feedback divider resistors as close as possible to the control GND (AGND) pin.

4. Use a large copper GND area to lower the die temperature.

Figure 2 shows the recommended component placement for the MP3418.

![Figure 2: Recommended PCB Layout](image-url)
TYPICAL APPLICATION CIRCUITS

Figure 3: Boost Circuit. $V_{IN}=1.2V$, $V_{OUT}=1.8V$. 
PACKAGE INFORMATION

TSOT23-8

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
5) JEDEC REFERENCE IS MO-193, VARIATION BA.
6) DRAWING IS NOT TO SCALE.

NOTE:

DETAIL "A"

SEATING PLANE

TOP VIEW

RECOMMENDED LAND PATTERN

SIDE VIEW

FRONT VIEW

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.