DESCRIPTION
The MP3209 is a current mode step up converter intended for small, low power applications. The MP3209 switches at 1.4MHz and allows the use of tiny, low cost inductor and capacitor to achieve a solution less than 1mm in height. Internal soft start results in small inrush current and extends battery life.

The MP3209 includes under-voltage lockout, current limiting, and thermal overload protection to prevent damage in the event of an output overload. The MP3209 is available in small 5-pin TSOT23 and 2mm x 2mm ultra-thin QFN 8-pin packages.

FEATURES
- 2.5V to 6V Input Voltage Range
- On Board Power MOSFET
- Uses Tiny Capacitors and Inductors
- 1.4MHz Fixed Switching Frequency
- Internally Compensated
- Internal Soft-Start
- Operates with Input Voltage as Low as 2.5V and Output Voltage as High as 22V
- UVLO, Thermal Shutdown
- Internal Current Limit
- Available in TSOT23-5 and Ultra-Thin 2x2 QFN Packages

APPLICATIONS
- Cell Phones
- External Modems
- Small LCD Displays
- OLED Drivers

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page.

“MPS” and “The Future of Analog IC Technology” are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION
**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number*</th>
<th>Package</th>
<th>Top Marking</th>
</tr>
</thead>
<tbody>
<tr>
<td>MP3209DJ</td>
<td>TSOT23-5</td>
<td>N5</td>
</tr>
<tr>
<td>MP3209DGU</td>
<td>2x2 UTQFN</td>
<td>P7</td>
</tr>
</tbody>
</table>

* For Tape & Reel, add suffix –Z (e.g. MP3209DJ–Z); For RoHS compliant packaging, add suffix –LF (e.g. MP3209DJ–LF–Z)

**PACKAGE REFERENCE**

<table>
<thead>
<tr>
<th>TOP VIEW</th>
<th>TOP VIEW</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW 1</td>
<td>GND 2</td>
</tr>
<tr>
<td>GND 2</td>
<td>NC 3</td>
</tr>
<tr>
<td>FB 3</td>
<td>5 EN</td>
</tr>
<tr>
<td>IN 5</td>
<td>8 SW</td>
</tr>
<tr>
<td>2 NC</td>
<td>6 FB</td>
</tr>
<tr>
<td>4 EN</td>
<td>5 GND</td>
</tr>
</tbody>
</table>

**ABSOLUTE MAXIMUM RATINGS**

- **SW Pin**: −0.3V to 25V
- **All Other Pins**: −0.3V to 6.5V
- **Continuous Power Dissipation** ($T_A = +25^\circ C$) (2)
- **TSOT23-5**: 0.57W
- **2x2 UTQFN**: 1.56W
- **Junction Temperature**: 150°C
- **Lead Temperature**: 260°C
- **Storage Temperature**: −65°C to +150°C

**Recommended Operating Conditions**

- **Supply Voltage $V_{IN}$**: 2.5V to 6V
- **Output Voltage $V_{OUT}$**: 3V to 22V
- **Operating Temperature**: −40°C to +85°C

**Thermal Resistance** (4)

- **$\theta_{JA}$**: 220 °C/W
- **$\theta_{JC}$**: 80 °C/W

**Notes:**

1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_J$ (MAX), the junction-to-ambient thermal resistance $\theta_{JA}$, and the ambient temperature $T_A$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_D$ (MAX) = ($T_J$ (MAX)−$T_A$)$\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD51-7, 4-layer PCB.
# ELECTRICAL CHARACTERISTICS

$V_{IN} = V_{EN} = 5\text{V}, \ T_A = +25^\circ\text{C}$ unless otherwise specified.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Symbol</th>
<th>Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Input Voltage</td>
<td>$V_{IN}$</td>
<td></td>
<td>2.5</td>
<td>6</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>UVLO Ramp Up</td>
<td>$V_{IN-UVLO}$</td>
<td></td>
<td>2.25</td>
<td>2.45</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>UVLO Hysteresis</td>
<td></td>
<td></td>
<td>92</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>Supply Current (Shutdown)</td>
<td>$V_{EN} = 0\text{V}$</td>
<td></td>
<td>0.1</td>
<td>1</td>
<td></td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td>Supply Current (Quiescent)</td>
<td>$V_{FB} = 1.3\text{V}$</td>
<td></td>
<td>635</td>
<td>850</td>
<td></td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>$f_{SW}$</td>
<td></td>
<td>1.15</td>
<td>1.4</td>
<td>1.65</td>
<td>MHz</td>
</tr>
<tr>
<td>Maximum Duty Cycle</td>
<td>$V_{FB} = 0\text{V}$</td>
<td></td>
<td>80</td>
<td>85</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>EN Threshold</td>
<td>$V_{EN\text{Rising}}, V_{\text{IN}=2.5\text{V}}$</td>
<td></td>
<td>1.0</td>
<td>1.3</td>
<td>1.6</td>
<td>V</td>
</tr>
<tr>
<td>EN Hysteresis</td>
<td></td>
<td></td>
<td>100</td>
<td></td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>EN Input Bias Current</td>
<td>$V_{EN} = 0\text{V}, V_{\text{IN}=6\text{V}}$</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td>FB Voltage</td>
<td>$V_{FB}$</td>
<td></td>
<td>1.21</td>
<td>1.25</td>
<td>1.29</td>
<td>V</td>
</tr>
<tr>
<td>FB Input Bias Current</td>
<td>$V_{FB} = 1.25\text{V}$</td>
<td></td>
<td>–100</td>
<td>–30</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>SW On-Resistance (4)</td>
<td>$R_{DS\text{(ON)}}$</td>
<td></td>
<td>0.5</td>
<td></td>
<td></td>
<td>$\Omega$</td>
</tr>
<tr>
<td>SW Current Limit (4)</td>
<td></td>
<td>Duty Cycle = 60%</td>
<td>0.35</td>
<td></td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>SW Leakage</td>
<td>$V_{SW} = 15\text{V}$</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td>Thermal Shutdown (4)</td>
<td></td>
<td></td>
<td>160</td>
<td></td>
<td></td>
<td>$^\circ\text{C}$</td>
</tr>
</tbody>
</table>

**Note:**

5) Guaranteed by design.
TYPICAL PERFORMANCE CHARACTERISTICS

C1=10µF, C2=4.7µF, L=22µH, R3=26.1kΩ, C3=100pF, Ta=25ºC. Unless otherwise noted. (Figure 2)
TYPICAL PERFORMANCE CHARACTERISTICS (continued)

C1=10µF, C2=4.7µF, L=22µH, R3=26.1kΩ, C3=100pF, Ta=25ºC. Unless otherwise noted.
PIN FUNCTIONS

<table>
<thead>
<tr>
<th>TSOT23-5 Pin #</th>
<th>UTQFN8 Pin #</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>8</td>
<td>SW</td>
<td>Power Switch Output. SW is the drain of the internal MOSFET switch. Connect the power inductor and output rectifier to SW. SW can swing between GND and 22V.</td>
</tr>
<tr>
<td>2</td>
<td>1, 5</td>
<td>GND</td>
<td>Ground.</td>
</tr>
<tr>
<td>3</td>
<td>6</td>
<td>FB</td>
<td>Feedback Input. FB voltage is 1.25V. Connect a resistor divider to FB.</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>EN</td>
<td>Regulator On/Off Control Input. A high input at EN turns on the converter, and a low input turns it off. When not used, connect EN to the input source for automatic startup. <strong>The EN pin cannot be left floating.</strong></td>
</tr>
<tr>
<td>5</td>
<td>2</td>
<td>IN</td>
<td>Input Supply Pin. Must be locally bypassed.</td>
</tr>
<tr>
<td>3, 7</td>
<td>NC</td>
<td></td>
<td>No Connect.</td>
</tr>
</tbody>
</table>

OPERATION

The MP3209 uses a fixed frequency, peak current mode boost regulator architecture to regulate voltage at the feedback pin. The operation of the MP3209 can be understood by referring to the block diagram of Figure 1. At the start of each oscillator cycle the MOSFET is turned on through the control circuitry. To prevent sub-harmonic oscillations at duty cycles greater than 50 percent, a stabilizing ramp is added to the output of the current sense amplifier and the result is fed into the negative input of the PWM comparator. When this voltage equals the output voltage of the error amplifier the power MOSFET is turned off. The voltage at the output of the error amplifier is an amplified version of the difference between the 1.25V bandgap reference voltage and the feedback voltage. In this way the peak current level keeps the output in regulation. If the feedback voltage starts to drop, the output of the error amplifier increases. This results in more current to flow through the power MOSFET, thus increasing the power delivered to the output.

The MP3209 has internal soft start to limit the amount of input current at startup and to also limit the amount of overshoot on the output. The current limit is increased by a fourth every 40\(\mu\)s giving a total soft start time of 120\(\mu\)s.

![Figure 1—Functional Block Diagram](image_url)
APPLICATIONS INFORMATION

COMPONENT SELECTION

Setting the Output Voltage
Set the output voltage by selecting the resistive voltage divider ratio. Use 510kΩ for the high-side resistor R1 of the voltage divider. Determine the low-side resistor R2 by the equation:

$$R2 = \frac{R1 \times V_{FB}}{V_{OUT} - V_{FB}}$$

where $V_{OUT}$ is the output voltage.

(It is recommended to add feed-forward resistor R3 and C3 to improve the transient performance.) (Figure 2)

Selecting the Input Capacitor
An input capacitor is required to supply the AC ripple current to the inductor, while limiting noise at the input source. This capacitor must have low ESR, so ceramic is the best choice.

Use an input capacitor value of 4.7µF or greater. This capacitor must be placed physically close to the IN pin. Since it reduces the voltage ripple seen at IN, it also reduces the amount of EMI passed back along that line to the other circuitry.

Selecting the Output Capacitor
A single 4.7µF to 10µF ceramic capacitor usually provides sufficient output capacitance for most applications. If larger amount of capacitance is desired for improved line support and transient response, tantalum capacitors can be used in parallel with the ceramic. The impedance of the ceramic capacitor at the switching frequency is dominated by the capacitance, and so the output voltage ripple is mostly independent of the ESR. The output voltage ripple $V_{RIPPLE}$ is calculated as:

$$V_{RIPPLE} = \frac{I_{LOAD} (V_{OUT} - V_{IN})}{V_{OUT} \times f_{SW} \times C2}$$

Where $V_{IN}$ is the input voltage, $I_{LOAD}$ is the load current, $C2$ is the capacitance of the output capacitor, and $f_{SW}$ is the 1.4MHz switching frequency.

Selecting the Inductor
The inductor is required to force the output voltage higher while being driven by the lower input voltage. Choose an inductor that does not saturate at the SW current limit. A good rule for determining the inductance is to allow the peak-to-peak ripple current to be approximately 30%-50% of the maximum input current. Make sure that the peak inductor current is below 75% of the typical current limit at the duty cycle used to prevent loss of regulation due to the current limit variation.

Calculate the required inductance value L using the equations:

$$L = \frac{V_{IN} (V_{OUT} - V_{IN})}{V_{OUT} \times f_{SW} \times \Delta I}$$

$$I_{IN(MAX)} = \frac{V_{OUT} \times I_{LOAD(MAX)}}{V_{IN} \times \eta}$$

$$\Delta I = (30\% - 50\%) I_{IN(MAX)}$$

Where $I_{LOAD(MAX)}$ is the maximum load current, $\Delta I$ is the peak-to-peak inductor ripple current, and $\eta$ is efficiency. For the MP3209, 10µH is recommended for input voltages less than 3.3V and 22µH for inputs greater than 3.3V.

Selecting the Diode
The output rectifier diode supplies current to the inductor when the internal MOSFET is off. To reduce losses due to diode forward voltage and reverse recovery, use a Schottky diode. Choose a diode whose maximum reverse voltage rating is greater than the maximum output voltage. For output voltage less than 20V, it is recommended to choose the CMH5H-3 for most applications. This diode is used for load currents less than 300mA. For ultra-low-profile applications, choose BAT54-02 Schottky diode. Use two BAT54-02 in parallel for high load current.
LAYOUT CONSIDERATIONS

High frequency switching regulators require very careful layout for stable operation and low noise. All components must be placed as close to the IC as possible. Keep the path between MP3209, D1, and C2 extremely short for minimal noise and ringing. C1 must be placed close to the IN pin for best decoupling. All feedback components must be kept close to the FB pin to prevent noise injection on the FB pin trace. The ground return of C1 and C2 should be tied close to the GND pin. See the MP3209 demo board layout for reference.
TYPICAL APPLICATION CIRCUITS

Figure 2—\( V_{IN} = 5\text{V}, V_{OUT} = 12\text{V}, I_{OUT} = 50\text{mA} \) Boost Circuit
PACKAGE INFORMATION

TSOT23-5

TOP VIEW

RECOMMENDED LAND PATTERN

FRONT VIEW

SIDE VIEW

NOTE:
1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
5) DRAWING CONFORMS TO JEDEC MO-193, VARIATION AA.
6) DRAWING IS NOT TO SCALE.
2mm x 2mm UTQFN8

**NOTE:**

1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
4) JEDEC REFERENCE IS MO-229, VARIATION VCCD-3.
5) DRAWING IS NOT TO SCALE.

**RECOMMENDED LAND PATTERN**