DESCRIPTION

The HF920A is a flyback regulator with a monolithic 900V MOSFET. The HF920A provides excellent power regulation in AC/DC applications that require high reliability, such as smart meters, large appliances, industrial controls, and products powered by poor AC grids. It requires a minimum number of external components.

The HF920A uses peak-current-mode control to provide excellent transient response and easy loop compensation. When the output power falls below a given level, the regulator enters burst mode. The IC consumption is specially optimized. As a result, the HF920A achieves very low power consumption in a standby condition.

The MPS proprietary 900V monolithic process enables an over-temperature protection that is on the same silicon of the 900V power MOSFET, offering the most precise thermal protection. It also offers a full suite of protection features, including VCC under-voltage lockout, overload protection, over-voltage protection, under-voltage protection, and short-circuit protection.

The HF920A is designed to minimize electromagnetic interference for Power Line Communication (PLC) in home and building automation applications. The operating frequency is programmed externally with a single resistor, so the power supply’s radiated energy can be designed to avoid interference to the PLC. In addition to the programmable frequency, the HF920A employs frequency jittering that greatly reduces the noise level and the cost of the EMI filter.

The HF920A is available in SOIC8-7A and SOIC14-11 packages.

FEATURES

- Monolithic 900V/15Ω MOSFET and High Voltage Current Source
- Fixed Switching Frequency, Programmable up to 150kHz
- Current-Mode Control Scheme
- Frequency Jittering
- Low Standby Power Consumption via Active Burst Mode.
- <30mW No-Load Consumption
- Internal Leading-Edge Blanking (LEB)
- Built-In Soft-Start (SS) Function
- Internal Slope Compensation
- Over Voltage and Under Voltage Protections programmable through the PRO Pin
- Over-Temperature Protection (OTP)
- VCC Under-Voltage Lockout (UVLO) with Hysteresis
- Over-Voltage Protection (OVP) on VCC
- Time-Based Overload Protection (OLP)
- Short-Circuit Protection (SCP)

APPLICATIONS

- E-Meters
- Industrial Controls
- Large Appliances

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

<table>
<thead>
<tr>
<th>Package</th>
<th>( P_{\text{MAX}} ) (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOIC8-7A</td>
<td>6.5</td>
</tr>
<tr>
<td>SOIC14-11</td>
<td>7</td>
</tr>
</tbody>
</table>

Table 1: Maximum Output Power

NOTES:

- The maximum output power is limited by junction temperature.
- Test is done under \( T_a = 50°C \). The test board is placed into a box about 20cm*15cm*10cm.
- To reduce \( V_{\text{DS}} \), the turns ratio is set to 5.
- Single output, \( V_{\text{OUT}} = 12.5V \).
- GND of the SOIC8-7A package is connected to a 3cm² copper area with exposed copper strips. GND of the SOIC14-11 package is connected to a 2.5cm² copper area.
- Working condition under minimum input voltage is set to BCM.
TYPICAL APPLICATION

85–420Vac

HF920A

VCC D

PRO

FB

FSET GND

HF920A
## ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number*</th>
<th>Package</th>
<th>Top Marking</th>
</tr>
</thead>
<tbody>
<tr>
<td>HF920AGSE*</td>
<td>SOIC8-7A</td>
<td>See Below</td>
</tr>
<tr>
<td>HF920AGS**</td>
<td>SOIC14-11</td>
<td>See Below</td>
</tr>
</tbody>
</table>

* For Tape & Reel, add suffix –Z (e.g. HF920AGSE–Z);  
** For Tape & Reel, add suffix –Z (e.g. HF920AGS–Z);

### TOP MARKING (HF920AGSE)

```
HF920A
LLLLLLL
MPSYWW
```

HF920A: Part number  
LLLLLLL: Lot number  
MPS: MPS prefix  
Y: Year code  
WW: Week code

### TOP MARKING (HF920AGS)

```
MPSYYWW
HF920A
LLLLLLL
```

MPS: MPS prefix  
YY: Year code  
WW: Week code  
HF920A: Part number  
LLLLLLL: Lot number
## PIN FUNCTIONS

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3</td>
<td>VCC</td>
</tr>
<tr>
<td>2</td>
<td>4</td>
<td>FSET</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>PRO</td>
</tr>
<tr>
<td>4</td>
<td>6</td>
<td>FB</td>
</tr>
<tr>
<td>5</td>
<td>1,2,7,8</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>9</td>
<td>S</td>
</tr>
<tr>
<td>-</td>
<td>13</td>
<td>NC</td>
</tr>
<tr>
<td>8</td>
<td>14</td>
<td>D</td>
</tr>
</tbody>
</table>

## ABSOLUTE MAXIMUM RATINGS (1)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>–0.3V to 900V</td>
</tr>
<tr>
<td>VCC</td>
<td>–0.3V to 30V</td>
</tr>
<tr>
<td>All other pins</td>
<td>–0.3V to 6.5V</td>
</tr>
</tbody>
</table>

Continuous power dissipation ($T_A = +25°C$) (2)

<table>
<thead>
<tr>
<th>Package</th>
<th>Power Dissipation (W)</th>
<th>Thermal Resistance ($°C/W$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOIC8-7A</td>
<td>1.3W</td>
<td>$\theta_{JA}$: 96°C/W</td>
</tr>
<tr>
<td>SOIC14-11</td>
<td>1.78W</td>
<td>$\theta_{JC}$: 70°C/W</td>
</tr>
</tbody>
</table>

Junction temperature: 150°C

Lead temperature: 260°C

Storage temperature: -60°C to +150°C

ESD capability human body model: 2.0kV

ESD capability charged device model: 2.0kV

## Recommended Operation Conditions (3)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC to GND</td>
<td>10 V to 24 V</td>
</tr>
<tr>
<td>Operating junction temp ($T_J$)</td>
<td>-40°C to +125°C</td>
</tr>
</tbody>
</table>

## Thermal Resistance (4)

<table>
<thead>
<tr>
<th>Package</th>
<th>$\theta_{JA}$</th>
<th>$\theta_{JC}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOIC8-7A</td>
<td>96°C/W</td>
<td>45°C/W</td>
</tr>
<tr>
<td>SOIC14-11</td>
<td>70°C/W</td>
<td>35°C/W</td>
</tr>
</tbody>
</table>

**NOTES:**

1) Exceeding these ratings may damage the device.

2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_J$ (MAX), the junction-to-ambient thermal resistance $\theta_{JA}$, and the ambient temperature $T_a$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_D (MAX) = (T_J (MAX)-T_a)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.

3) The device is not guaranteed to function outside of its operating conditions.

4) Measured on JESD51-7, 4-layer PCB.
### ELECTRICAL CHARACTERISTICS

VCC = 12V, T_J= -40°C-125°C, min and max values are guaranteed by characterization, typical values are tested under 25°C, unless otherwise noted.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Start-Up Current Source and Internal MOSFET (Pin D)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply current from Drain</td>
<td>I_{Charge}</td>
<td>VCC = VCCH-0.1V;V_Drain = 400V</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>mA</td>
</tr>
<tr>
<td>Leakage current from Drain</td>
<td>I_{Leak}</td>
<td>V_D = 400V; V_{GS}=0V; T_J = 25 °C</td>
<td></td>
<td>1</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_D = 400V; V_{GS}=0V</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Breakdown voltage</td>
<td>V_{(BR)DSS}</td>
<td>900</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>On-state resistance</td>
<td>R_{DS(ON)}</td>
<td>VCC = 10 V; T_J = 25 °C</td>
<td>15</td>
<td>18</td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td></td>
<td></td>
<td>T_J = 125 °C</td>
<td>25</td>
<td>29</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Supply Voltage Management (Pin VCC)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC upper level at which the IC switches on</td>
<td>V_{CCCH}</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VCC lower level at which the IC switches off</td>
<td>V_{CCCL}</td>
<td>8.2</td>
<td>8.8</td>
<td>9.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VCC hysteresis</td>
<td>V_{CC_HYS}</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VCC OVP level</td>
<td>V_{OVP}</td>
<td>23.9</td>
<td>25.2</td>
<td>26.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VCC OVP delay time</td>
<td>t_{OVP}</td>
<td>70</td>
<td></td>
<td></td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>VCC re-charge level after protections</td>
<td>V_{CCR}</td>
<td>4.8</td>
<td>5.5</td>
<td>6.2</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Quiescent current at protections</td>
<td>I_{Pro}</td>
<td>VCC = V_{CCCL}</td>
<td></td>
<td></td>
<td>300</td>
<td>μA</td>
</tr>
<tr>
<td>Quiescent current</td>
<td>I_{Q}</td>
<td>VCC = V_{CCCH} - 0.1 V</td>
<td>200</td>
<td></td>
<td>300</td>
<td>μA</td>
</tr>
<tr>
<td>Operation current</td>
<td>I_{CC}</td>
<td>VCC = 13 V; FB =0 V</td>
<td>300</td>
<td></td>
<td>400</td>
<td>μA</td>
</tr>
</tbody>
</table>

### Feedback Management (Pin FB)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Internal pull-up resistor</td>
<td>R_{FB}</td>
<td>Normal operating</td>
<td>39</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>Internal pull-up voltage</td>
<td>V_{UP}</td>
<td></td>
<td>4.1</td>
<td>4.4</td>
<td>4.7</td>
<td>V</td>
</tr>
<tr>
<td>FB to current-set-point division ratio</td>
<td>K_{div}</td>
<td></td>
<td>3.4</td>
<td>3.7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal soft-start time</td>
<td>t_{SS}</td>
<td></td>
<td>6.7</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>FB decreasing level at which the regulator enters burst mode</td>
<td>V_{BURL}</td>
<td></td>
<td>0.4</td>
<td>0.5</td>
<td>0.6</td>
<td>V</td>
</tr>
<tr>
<td>FB increasing level at which the regulator leaves burst mode</td>
<td>V_{BURH}</td>
<td></td>
<td>0.6</td>
<td>0.7</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>Overload set point</td>
<td>V_{OLP}</td>
<td></td>
<td>3.3</td>
<td>3.65</td>
<td>4</td>
<td>V</td>
</tr>
<tr>
<td>Overload counter</td>
<td></td>
<td></td>
<td>8192</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**ELECTRICAL CHARACTERISTICS (continued)**

VCC = 12V, Tj = -40°C - 125°C, Min & Max are guaranteed by characterization, typical is tested under 25°C, unless otherwise noted.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Frequency Setting (Pin FSET)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSET reference voltage</td>
<td>$V_{FSET}$</td>
<td></td>
<td>1.18</td>
<td>1.25</td>
<td>1.32</td>
<td>V</td>
</tr>
<tr>
<td>Frequency spectrum jittering range, in percentage of $f_S$</td>
<td>$R_{Jittering}$</td>
<td></td>
<td></td>
<td>±3.5</td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Typical operating frequency</td>
<td>$f_S$</td>
<td>$R_{FSET} = 200 , k\Omega$</td>
<td>43</td>
<td>49</td>
<td>55</td>
<td>kHz</td>
</tr>
<tr>
<td>Maximum switching duty</td>
<td>$D_{max}$</td>
<td></td>
<td></td>
<td>79</td>
<td>83</td>
<td>87</td>
</tr>
<tr>
<td><strong>Current Sensing Management (Pin S)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Leading-edge blanking for current sensor</td>
<td>$t_{LEB1}$</td>
<td></td>
<td></td>
<td>385</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Leading-edge blanking for SCP</td>
<td>$t_{LEB2}$</td>
<td></td>
<td></td>
<td>350</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Maximum current set point</td>
<td>$V_{CSL}$</td>
<td></td>
<td></td>
<td>0.91</td>
<td>0.97</td>
<td>1.02</td>
</tr>
<tr>
<td>Short-circuit protection set point</td>
<td>$V_{SCP}$</td>
<td></td>
<td></td>
<td>1.43</td>
<td>1.5</td>
<td>1.57</td>
</tr>
<tr>
<td>Slope compensation ramp</td>
<td>$S_{Ramp}$</td>
<td>$R_{FSET} = 200 , k\Omega$</td>
<td></td>
<td>21</td>
<td></td>
<td>mV/μs</td>
</tr>
<tr>
<td><strong>Protection Management (Pin PRO)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Upper protection voltage</td>
<td>$V_{PRO-OV}$</td>
<td></td>
<td>2.92</td>
<td>3.1</td>
<td>3.32</td>
<td>V</td>
</tr>
<tr>
<td>Upper protection hysteresis</td>
<td>$V_{PRO-Hys}$</td>
<td></td>
<td></td>
<td>0.2</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Lower protection voltage</td>
<td>$V_{PRO-UV}$</td>
<td></td>
<td></td>
<td>0.21</td>
<td>0.25</td>
<td>0.28</td>
</tr>
<tr>
<td>Protection delay time</td>
<td>$t_{PRO}$</td>
<td></td>
<td></td>
<td>20 (5)</td>
<td></td>
<td>μs</td>
</tr>
<tr>
<td><strong>Thermal Shutdown</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thermal shutdown threshold</td>
<td></td>
<td></td>
<td></td>
<td>150</td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>Thermal shutdown recovery hysteresis</td>
<td></td>
<td></td>
<td></td>
<td>30</td>
<td></td>
<td>°C</td>
</tr>
</tbody>
</table>

**NOTE:**

5) This parameter is guaranteed by design.
TYPICAL CHARACTERISTICS

**I	extsubscript{CHARGE} @ VD = 400V vs. Temperature**

**V	extsubscript{(BR)DSS} @ I	extsubscript{Leak} = 100μA vs. Temperature**

**R	extsubscript{DS(ON)} vs. Temperature**

**V	extsubscript{CSL} vs. Temperature**

**K	extsubscript{DIV} vs. Temperature**

**V	extsubscript{OLP} vs. Temperature**
TYPICAL CHARACTERISTICS (continued)

- **f_S vs. Temperature**
  - Graph showing the frequency vs. temperature.
  - Frequency values range from 35 kHz to 60 kHz.
  - Temperature range is from -50°C to 150°C.

- **t_LEB1 vs. Temperature**
  - Graph showing the delay time vs. temperature.
  - Delay time values range from 380 ns to 480 ns.
  - Temperature range is from -50°C to 150°C.

- **t_LEB2 vs. Temperature**
  - Graph showing the delay time vs. temperature.
  - Delay time values range from 300 ns to 500 ns.
  - Temperature range is from -50°C to 150°C.

- **V_PRO vs. Temperature**
  - Graph showing the output voltage vs. temperature.
  - Voltage values range from 3.10 V to 3.20 V.
  - Temperature range is from -50°C to 150°C.
TYPICAL PERFORMANCE CHARACTERISTICS

Performance waveforms are tested with the evaluation board in the Design Example section. $V_{IN} = 230\text{V}$, $V_{OUT1} = 13.5\text{V}$, $I_{OUT1} = 300\text{mA}$, $V_{OUT2} = 8\text{V}$, $I_{OUT2} = 50\text{mA}$, $V_{OUT3} = 8\text{V}$, $I_{OUT3} = 50\text{mA}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Efficiency

No-Load Consumption

Power On

Power Off

Normal Operation

Short-Circuit Entry
TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested with the evaluation board in the Design Example section. 

\( V_{IN} = 230V, V_{OUT1} = 13.5V, I_{OUT1} = 300mA, V_{OUT2} = 8V, I_{OUT2} = 50mA, V_{OUT3} = 8V, I_{OUT3} = 50mA, T_A = 25^\circ C, \) unless otherwise noted.

**Short-Circuit Recovery**

**Short-Circuit Power On**

**OLP Entry**

**OLP Recovery**

**OLP Power On**

**OVP Entry**
TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested with the evaluation board in the Design Example section. 
\( \text{VIN} = 230\text{V}, \text{VOUT}_1 = 13.5\text{V}, \text{IOUT}_1 = 300\text{mA}, \text{VOUT}_2 = 8\text{V}, \text{IOUT}_2 = 50\text{mA}, \text{VOUT}_3 = 8\text{V}, \text{IOUT}_3 = 50\text{mA}, T_A = 25^\circ\text{C} \), unless otherwise noted.

**OVP Recover**

**OVP Power On**

**Input UVP when Vin Falls to 54VDC**

**Input UVP Removed when Vin Rises to 59VDC**

**NOTE:**

6) The no load consumption is tested with OUT2 and OUT3 open.
Figure 1: Internal Function Block Diagram
OPERATION

The HF920A incorporates all the necessary features required by a reliable switch-mode power supply. The proprietary 900V MOSFET integration enables a highly integrated power supply solution. It has burst-mode operation to minimize the stand-by power consumption at light load. Protection features such as auto-recovery for overload protection (OLP), short-circuit protection (SCP), over-voltage protection (OVP), under voltage protection (UVP), and thermal shutdown for over-temperature protection (OTP) contribute to a safer converter design with minimal external components.

Pulse-Width Modulation (PWM) Operation

The HF920A employs peak-current-mode control. On the secondary side, the output voltage is regulated by the compensation network, and the compensation output is fed back to the primary side as an input signal to FB through an optical coupler. The FB voltage \( V_{FB} \) is used to control the peak current on the primary side winding of the flyback transformer based on the current sensing on S. The integrated 900V MOSFET turns on at the beginning of each cycle based on the internal oscillator and turns off based on the peak current control.

Start-Up and VCC UVLO

Initially, the IC is driven by the internal current source drawn from the high voltage D pin. The IC starts switching and the internal high voltage current source turns off as soon as the voltage on VCC reaches \( V_{CCH} \). Then, the supply of the IC is taken over by the auxiliary winding of the transformer. Whenever VCC falls below \( V_{CCL} \), the regulator stops switching, and the internal high-voltage current source turns on again (see Figure 2).

The lower threshold of the VCC UVLO decreases from \( V_{CCL} \) to \( V_{CCR} \) when fault conditions such as SCP, OLP, OVP, UVP, and OTP occur.

Soft Start (SS)

The HF920A implements an internal soft-start circuit to reduce stress on both the primary side MOSFET and secondary diode, as well as smoothly establish the output voltage during start-up. The internal soft-start circuit increases the threshold of the peak current comparator gradually from a minimum level until the feedback control loop takes over. The maximum soft-start time is \( t_{SS} \). Within the soft-start duration, the switching frequency is increased progressively from 20% to 100% of the programmed switching frequency.

Switching Frequency

The switching frequency can be set by a resistor between FSET and GND. The oscillator frequency can be calculated with Equation (1):

\[
f_s = \frac{1}{523 \times 10^{-9} + 123.4 \times 10^{-12} \times \frac{R_{FSET}}{V_{FSET}}} \text{Hz} \tag{1}
\]

Where \( V_{FSET} \) is the internal reference voltage on FSET.

Frequency Jittering

The HF920A provides a frequency jittering function, which simplifies the input EMI filter design and decreases the system cost. The HF920A has optimized frequency jittering with a ±3.5% frequency deviation range, and a 256Ts carrier cycle that effectively improves EMI by spreading the energy dissipation over the frequency range.

Peak Current Limit

The primary peak current is sensed by a sensing resistor between S and GND. When the sum of the sense resistor voltage and the slope compensation voltage reach the peak current limit \( V_{CS} \), the MOSFET turns off.

The peak current limit is set by the FB voltage as \( V_{CS} = V_{FB} / K_{div} \) for normal operation. The maximum value of the peak current limit is limited to \( V_{CSL} \). This ensures the output power is always limited to avoid excessive stress on the power supply.

Burst Operation

The HF920A implements burst-mode operation at no-load and light-load conditions. Burst-mode
operation alternately enables and disables the switching pulse of the MOSFET to reduce the switching loss. This helps to minimize the standby power consumption and achieve high light-load efficiency.

As the load decreases, $V_{FB}$ decreases. The IC stops switching when $V_{FB}$ drops below $V_{BURL}$. As the converter stops and the output voltage drops, $V_{FB}$ rises again due to the negative feedback control loop. Once $V_{FB}$ rises above $V_{BURH}$, the switching pulse resumes. If the load condition remains the same, $V_{FB}$ decreases and the whole process is repeated.

Figure 3 shows the burst mode operation of HF920A.

**Figure 3: Burst-Mode Operation**

**Over-Voltage Protection (OVP)**

The HF920A shuts down via OVP when the VCC voltage is higher than $V_{OVP}$ for $t_{OVP}$. In a flyback application, the auxiliary winding output voltage is proportional to the output voltage, so OVP protects the circuit from overstress during an output over-voltage condition. The HF920A restarts automatically after VCC drops to $V_{CCR}$. The regulator resumes normal operation once the fault disappears.

**Overload Protection (OLP)**

The HF920A shuts down when OLP is triggered. The OLP fault occurs when $V_{FB}$ is pulled up to $V_{OLP}$ for 8192 switching cycles. The HF920A restarts automatically when VCC drops to $V_{CCR}$. When the fault disappears, the power supply resumes operation.

**Short-Circuit Protection (SCP)**

The HF920A shuts down when voltage on S is higher than $V_{SCP}$, which indicates a short-circuit condition. The HF920A enters SCP, which prevents any thermal or stress damage. The HF920A restarts when VCC drops to $V_{CCR}$. Once the fault disappears, the power supply resumes operation.

**Thermal Shutdown (OTP)**

When the junction temperature of the IC exceeds 150°C, the over-temperature protection is activated, and the main power MOSFET stops switching to protect the HF920A from thermal damage. During the protection period, the regulator is latched off. VCC is discharged to $V_{CCR}$ and recharged to $V_{CCH}$ by the internal high voltage current source. Once the junction temperature drop exceeds the thermal shutdown recovery hysteresis, the HF920A resumes operation.

**PRO**

PRO provides an external protection. The HF920A shuts down when the PRO voltage exceeds $V_{PRO-OV}$ or is below $V_{PRO-UV}$. Once the fault disappears, it resumes operation. PRO protection can be used for input OVP, input UVP, or any other protections (such as over-temperature protection for key components).

**Leading Edge Blanking (LEB)**

The HF920A implements a leading edge blanking unit in order to avoid the MOSFET turning off prematurely due to its high turn on current spike. During the blanking time, the current sensing signal on S is blocked.

The LEB unit contains two LEB times. The current sensor LEB inhibits the current limitation comparator for $T_{LEB1}$, and the SCP LEB inhibits the SCP current comparator for $T_{LEB2}$. Figure 4 shows the primary current sense waveform and the LEB.

**Figure 4: Leading Edge Blanking**
APPLICATION INFORMATION

Selecting the Input Capacitor

The input bulk capacitor filters the rectified AC input voltage and holds the bus voltage for the converter. Figure 5 shows the typical DC bus voltage waveform of a full-bridge rectifier.

![Figure 5: Input Voltage Waveform](image)

When the full-bridge rectifier is used, the input capacitor is set at 2μF/W for the universal input condition (85~265VAC). For high voltage input (>185VAC) application, cut the capacitor values in half. A very low DC input voltage can cause thermal problems under a heavy load. It is recommended that the minimum DC voltage is higher than 70V. Estimate the minimum DC voltage following the guidelines below:

First, estimate the input power (P_in) with Equation (2):

\[ P_{in} = \frac{V_O \times I_O}{\eta} \]  

(2)

Where V_O is the output voltage, I_O is the rated output current, and \( \eta \) is the estimated efficiency. Generally, \( \eta \) is between 0.75 and 0.85, depending on the input range and output application.

Next, the linear part of the DC input voltage (V_DC) can be calculated with Equation (3):

\[ V_{DC}(t) = \sqrt{V_{AC(peak)}^2 - \frac{2 \times P_{in} \times t}{C_n}} \]  

(3)

At t1, the DC bus voltage reaches its minimum value and the AC input starts to charge the input capacitor. So, t1 can be calculated with Equation (4):

\[ V_{DC}(t1) = V_{AC}(t1) \]  

(4)

Then, V_{DC(min)} is calculated with t1 and Equation (4). A larger input capacitor should be chosen if the estimated V_{DC(min)} is too low.

As a 900V offline regulator, the HF920A is ideal for very high voltage input applications, which means a very high bus voltage that is beyond the rated voltage of normal, high voltage electrolytic capacitors. Stack capacitors to meet the high bus voltage requirement (see Figure 6).

![Figure 6: Input Stack Capacitor Circuit](image)

The same type of capacitors should be chosen for C1 and C2 in order to balance the voltage on them. Each of them will endure half of the bus voltage, but due to the capacitance distribution (typically ±20% for electrolytic capacitors), the voltage on them will vary in mass production. In this case, R1 to R4 should be used as the voltage balancing resistors.

To get balanced voltage on C1 and C2, R1 to R4 should also have the same value. R1 to R4 should be in a 1206 package to meet the voltage rating requirement. Also, the R1 to R4 values should be large enough for energy saving. For example, if the total value of R1 to R4 is 20MΩ, it will consume about 18mW at a 600VDC bus voltage.

Voltage Stress on the Primary MOSFET

Usually, the maximum voltage stress on the primary MOSFET is designed to be less than 90% of its breakdown voltage for reliable operation.

The maximum voltage stress occurs when the primary MOSFET turns off. It can be calculated with Equation (5):

\[ V_{DS(max)} = V_{BUS(max)} + N(V_O + V_F) + V_{spike} \]  

(5)
Where, \( V_F \) is the rectifier diode’s forward voltage, \( V_O \) is the output voltage, \( N \) is the primary to secondary turns ratio, and \( V_{\text{spike}} \) is the voltage spike (due to the transformer’s primary leakage inductance).

According to Equation (5), voltage stress can be reduced either by choosing a small \( N \) or \( V_{\text{spike}} \). However, a small \( N \) will lead to larger secondary stress, which means there is a tradeoff to make. A small \( V_{\text{spike}} \) requires a strong snubber to suppress the voltage spike.

The input circuit should be designed to guarantee a proper \( V_{\text{BUS(max)}} \). For example, using suppression components to protect it from surge.

**Primary-Side Inductor Design (\( L_m \))**

Normally, the converter is designed to operate in CCM under low input voltage for universal input applications. With a built-in slope compensation function, the HF920A supports stable CCM control when the duty cycle exceeds 50%. Set the ratio \( (K_P) \) of the primary inductor ripple current amplitude vs. the peak current value to \( 0 < K_P \leq 1 \). Where a smaller \( K_P \) means deeper CCM, and \( K_P = 1 \) stands for BCM and DCM. Figure 7 shows the relevant waveforms. Larger primary inductance leads to a smaller \( K_P \), which reduces RMS current but increases the transformer size. For most HF920A applications, an optimal \( K_P \) value is between 0.8 and 1, considering their wide input range.

\[
T_{\text{ON}} = \frac{D}{f_s} \quad (7)
\]

Where, \( f_s \) is the operating frequency.

The input average current, ripple current, peak current, and valley current of the primary side are calculated using Equation (8), Equation (9), Equation (10) and Equation (11): \[
I_{\text{AV}} = \frac{P_n}{V_{\text{DC(min)}}} \quad (8)
\]
\[
I_{\text{ripple}} = K_P \times I_{\text{peak}} \quad (9)
\]
\[
I_{\text{peak}} = \frac{I_{\text{AV}}}{(1 - \frac{K_P}{2}) \times D} \quad (10)
\]
\[
I_{\text{valley}} = (1 - K_P) \times I_{\text{peak}} \quad (11)
\]

Estimate \( L_m \) using Equation (12): \[
L_m = \frac{V_{\text{DC(min)}} \times T_{\text{ON}}}{I_{\text{ripple}}} \quad (12)
\]

**Current-Sense Resistor**

Figure 8 shows the peak current control waveform with slope compensation. When the sum of the sense resistor voltage and the slope compensation voltage reaches the peak current limit \( (V_{\text{CS}}) \), the HF920A turns off the internal MOSFET. The \( V_{\text{CS}} \) equals the maximum current set point \( (V_{\text{CSL}}) \) under full load, considering the margin; use 0.95\( \times V_{\text{CSL}} \) for designing. The voltage on the sense resistor is given using Equation (13): \[
V_{\text{sense}} = 0.95 \times V_{\text{CSL}} - S_{\text{Ramp}} \times T_{\text{ON}} \quad (13)
\]
Where, $S_{RAMP}$ is the slope compensation ramp. It is in proportion to $f_s$. Typically, $S_{RAMP} = 21 \text{ mV/µs}$ when $R_{FSET} = 200 \text{ kΩ}$.

The value of the sense resistor is calculated using Equation (14):

$$\frac{R_{sense}}{I_{peak}} = V_{sense}$$  \hspace{1cm} (14)

Choose a current sense resistor with an appropriate power rating. Its power loss can be calculated using Equation (15):

$$P_{sense} = \left(\frac{I_{peak} + I_{valley}}{2}\right)^2 + \frac{1}{12} \left(I_{peak} - I_{valley}\right)^2 \times D \times R_{sense}$$  \hspace{1cm} (15)

**Input Over-Voltage Protection on PRO**

A typical input over-voltage protection circuitry of the HF920A is shown in Figure 9.

The input over-voltage protection point can be calculated using Equation (16):

$$V_{INOVp} = V_{PRO} \times \frac{R5 + R6 + R7 + R8}{R8}$$  \hspace{1cm} (16)

![Figure 9: Input Over-Voltage Protection Setup](image)

For resistors R5 to R7, 1206 packages should be used to meet the voltage rating requirement. The total value should be larger than 10MΩ for energy saving purposes.

Switching noise may couple to these large resistors and disturb the PRO protection. It is recommended to connect a bypass ceramic capacitor (around 1nF) to PRO. It should be placed as close as possible to the IC as possible.

**Thermal Performance Optimization**

The HF920A is dedicated to high input voltage applications. However, the high input voltage can cause greater switching loss on the MOSFET, which can lead to poor thermal performance. Measures should be taken to reduce switching loss when designing these applications:

1. First, try to use a lower switching frequency, if possible.
2. Then use a small turns ratio-N to minimize the reflected voltage on the primary winding. Thus reducing the $V_{DS}$.
3. Finally, reduce the turn on loss, because the turn on loss composes a large part of the switching loss,

Turn on loss is the product of the turn on current spike and $V_{DS}$. Reducing the turn on loss can be achieved by reducing $V_{DS}$ or the turn on current spike.

Another way of reducing the $V_{DS}$ when the MOSFET is on, is to set the HF920A so it works under deep DCM. In deep DCM, the $V_{DS}$ oscillation is fully damped so there is no chance of turning on at the high peak value.

The turn on current spike is caused by a parasitic capacitor and output diode reverse recovery.

DCM operation helps to avoid the output diode’s reverse recovery. The transformer structure should be designed to achieve minimum parasitic capacitance of each winding and between the primary and secondary windings.
PCB Layout Guidelines
Efficient PCB layout is critical to achieve reliable operation, good EMI performance, and good thermal performance. For best results, refer to Figure 10 and follow the guidelines below:

1) Minimize the power stage switching stage loop area. This includes the input loop (C8–C6–T1–U2–R21/R22–C8), the auxiliary winding loop (T1–D6–R16–C11–T1), the output loop (T1–D6–C9–T1, T1–D1–C1–T1 and T1–D2–C3–T1), and the RCD loop (T1–D5–R5/R7/C4–T1).

2) Ensure the power loop ground doesn’t pass through the control circuit ground. If a heat sink is used, connect it to the primary GND plane to improve EMI and thermal dissipation.

3) Place the control circuit capacitors (for FB, PRO, and VCC) close to the IC to decouple the switching noise.

4) Enlarge the GND pad near the IC for good thermal dissipation.

5) Keep the EMI filter far away from the switching point.

6) Ensure enough clearance distance to meet the insulation requirement.

Table 2 is a design example using the application guidelines for the given specifications.

<table>
<thead>
<tr>
<th>Table 2: Design Example</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>VIN</strong></td>
</tr>
<tr>
<td><strong>VOUT1</strong></td>
</tr>
<tr>
<td><strong>IOUT1</strong></td>
</tr>
<tr>
<td><strong>VOUT2</strong></td>
</tr>
<tr>
<td><strong>IOUT2</strong></td>
</tr>
<tr>
<td><strong>VOUT3</strong></td>
</tr>
<tr>
<td><strong>IOUT3</strong></td>
</tr>
<tr>
<td><strong>fS</strong></td>
</tr>
</tbody>
</table>

The detailed application schematic is shown in Figure 11. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more details, please refer to the related evaluation board datasheets.
TYPICAL APPLICATION CIRCUIT

Figure 11: Typical Application Schematic

Figure 12: Transformer Structure
## Table 3: Winding Order

<table>
<thead>
<tr>
<th>Tape (T)</th>
<th>Winding</th>
<th>Terminal Start → End</th>
<th>Wire Size (Φ)</th>
<th>Turns (T)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>N1</td>
<td>1 → NC</td>
<td>0.15mm*2</td>
<td>22</td>
</tr>
<tr>
<td>1</td>
<td>N2</td>
<td>2 → 1</td>
<td>0.15mm*1</td>
<td>170</td>
</tr>
<tr>
<td>1</td>
<td>N3</td>
<td>4 → 3</td>
<td>0.1mm*1</td>
<td>26</td>
</tr>
<tr>
<td>1</td>
<td>N6</td>
<td>5 → 6</td>
<td>0.3mm TIW *1</td>
<td>26</td>
</tr>
<tr>
<td>1</td>
<td>N4</td>
<td>10 → 9</td>
<td>0.16mm TIW *1</td>
<td>16</td>
</tr>
<tr>
<td>1</td>
<td>N5</td>
<td>A → B</td>
<td>0.16mm TIW *1</td>
<td>16</td>
</tr>
</tbody>
</table>
FLOW CHART

Start

Internal High-Voltage Current Source On

Y: VCC > VCHI

Y: Soft Start

N: Monitor VCC

N: VCC < VCHI

N: VCC < VCLL

N: Shut off the Switching Pulse

Y: VCC Decrease to VCCR

Y: Shut Down the Switching Pulse

N: Auxiliary Winding Supply to the IC

Y: TSD = Logic High?

Y: PRO = Logic Low?

N: Pin PRO Monitor

N: Thermal Monitor

N: VCC > VOP

N: 8192 Counter and OLP = Logic High?

N: OLP = Logic High

Y: Fixed Switching Frequency Operation

N: Switch Off

Y: VFB < VBLRL

Y: VFB > VOLP

N: VFB < VBLRL

N: VFB > VOLP

N: VFB > VBLRH

UVLO, TSD, OVP and OLP are Auto Restart
EVOLUTION OF THE SIGNALS IN PRESENCE OF FAULTS

- **VCC**
- **VCC**
- **VCC**
- **VCC**

Driver

Fault Condition

- Start-Up
- Regulation Occurs Here
- Over Voltage Occurs Here
- Normal Operation
- Normal Operation
- Normal Operation
- Normal Operation
- Normal Operation
- Normal Operation
- Normal Operation

Driver Pulses

8102 Switching Cycle Delay

Normal Operation

Over Voltage Occurs Here

Normal Operation

Overload Occurs Here

Normal Operation

Thermal Shutdown Occurs Here

Normal Operation

PRO Fault Occurs Here

Normal Operation

Normal Operation
PACKAGE INFORMATION

SOIC8-7A

TOP VIEW

RECOMMENDED LAND PATTERN

FRONT VIEW

SIDE VIEW

NOTE:

1) CONTROL DIMENSION IS IN INCHES, DIMENSION IN BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5) JEDEC REFERENCE IS MS-012.
6) DRAWING IS NOT TO SCALE.
PACKAGE INFORMATION (continued)

SOIC14-11

TOP VIEW

RECOMMENDED LAND PATTERN

FRONT VIEW

SIDE VIEW

NOTE:

1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AB.
6) DRAWING IS NOT TO SCALE.

DETAIL "A"

NOTE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.