# **MPQ4488**



® 36V, 6A, Step-Down Converter with Programmable Frequency and Spread Spectrum Option, Dual USB Charging Ports Supporting DCP and Type-C 5V @ 3A DFP Mode for Automotive, AEC-Q100 Qualified

The Future of Analog IC Technology

#### DESCRIPTION

The MPQ4488 integrates a monolithic, step-down, switch-mode converter with two USB current-limit switches and charging port identification circuitry for each port. The MPQ4488 achieves 6A of output current with excellent load and line regulation over a wide input supply range.

The output of each USB switch is current-limited. Both USB ports support DCP schemes for battery charging specification (BC1.2), divider mode, 1.2V/1.2V mode, and USB Type-C 5V @ 3A DFP mode, eliminating the need for outside user interaction.

Full protection features include hiccup current limiting, output over-voltage protection (OVP), and thermal shutdown.

The MPQ4488 requires a minimal number of readily available, standard, external components and is available in a QFN-26 (5mmx5mm) package.

#### **FEATURES**

- Wide 6V to 36V Operating Input Voltage Range
- Selectable Output Voltage: 5.1V, 5.17V, and 5.3V
- 90mV Line Drop Compensation
- Accurate USB1/USB2 Output-Current Limit
- $18m\Omega/15m\Omega$  Low  $R_{DS(ON)}$  Internal Buck Power MOSFETs
- $18m\Omega/18m\Omega$  Low  $R_{DS(ON)}$  Internal USB1/USB2 Power MOSFETs
- Frequency Adjustable (250kHz to 2.2MHz)
- Frequency Spread Spectrum for MPQ4488GU-FD-AEC1
- Forced CCM Operation
- Load Shedding versus Temperature
- Hiccup Current Limit for both Buck and USB
- Supports DCP Schemes for BC1.2, Divider Mode, and 1.2V/1.2V Mode
- Supports USB Type-C 5V @ 3A DFP Mode
- ±8kV HBM ESD Rating for USB, DP, and DM
- Available in a QFN-26 (5mmx5mm) Package
- Available in AEC-Q100 Grade 1


#### **APPLICATIONS**


- USB Dedicated Charging Ports (DCP)
- USB Type-C Charging Port

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.



## **TYPICAL APPLICATION**







#### ORDERING INFORMATION

| Part Number*      | Package          | Top Marking |
|-------------------|------------------|-------------|
| MPQ4488GU-AEC1    | OFN 26 (EmmyEmm) | Coo Polow   |
| MPQ4488GU-FD-AEC1 | QFN-26 (5mmx5mm) | See Below   |

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MPQ4488GU-AEC1-Z, MPQ4488GU-FD-AEC1-Z)

#### **DEVICE COMPARISON INFORMATION**

| Part Number       | Frequency Spread Spectrum |
|-------------------|---------------------------|
| MPQ4488GU-AEC1    | No                        |
| MPQ4488GU-FD-AEC1 | Yes                       |

#### TOP MARKING

MPSYYWW MP4488


LLLLLLL

MPS: MPS prefix YY: Year code WW: Week code

MP4488: Product code of MPQ4488GU-AEC1 and MPQ4488GU-FD-AEC1

LLLLLL: Lot number

## **PACKAGE REFERENCE**





| ABSOLUTE MAXIMUM RATINGS (1)  |
|---|
| Supply voltage (V <sub>IN</sub> )0.4V to +40V   |
| V <sub>SW</sub> 0.3V (-5V for <10ns)  |
| to $V_{IN}$ + 0.3V (43V for <10ns)  |
| $V_{BST}$ $V_{SW} + 5.5V$   |
| VEN0.3V to +10V (2)   |
| V <sub>OUT</sub> , V <sub>USB</sub> 0.3V to +6.5V   |
| All other pins0.3V to +5.5V   |
| Continuous power dissipation $(T_A = +25^{\circ}C)^{(3)}$   |
| QFN-26 (5mmx5mm)  |
| Junction temperature150°C   |
| Lead temperature260°C   |
| Storage temperature65°C to +150°C   |
| Recommended Operating Conditions (4)  |
| Operation input voltage range6V to 36V Output current3A for USB1, 3A for USB2 Operating junction temp. $(T_J)$ 40°C to +125°C |

| Thermal Resistance<br>QFN-26 (5mmx5mm) | $oldsymbol{	heta}_{JA}$ | $oldsymbol{	heta}_{JC}$ |   |
|--|-------------------------|-------------------------|---|
| JESD51-7 <sup>(5)</sup>                | 44                      | 9°C/\                   | W |
| 4-Layer PCB 50mmx50mm                  | 20                      | 2°C/\                   | W |

#### NOTES:

- Absolute maximum ratings are rated under room temperature unless otherwise noted. Exceeding these ratings may damage the device.
- For details on EN's ABS Max rating, refer to the EN Control section on page 12.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) = ( $T_J$  (MAX)- $T_A$ )/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. Measured on 4-layer PCB (50mmx50mm).
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.

Prelim



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $V_{EN}$  = 5V, CC1 to ground with a 5.1k $\Omega$  resistor, CC3 to ground with a 5.1k $\Omega$  resistor,  $T_J$  = -40°C to +125°C <sup>(6)</sup>, typical value is tested at  $T_J$  = +25°C, unless otherwise noted.

| Parameter  | Symbol                | Condition  | Min  | Тур   | Max  | Units |  |
|--|-----------------------|--|------|-------|------|-------|--|
| Supply current (shutdown)                                  | I <sub>IN</sub>       | V <sub>EN</sub> = 0V   |      | 13    | 18   | μA    |  |
|  | I <sub>Q1</sub>       | No switching   |      | 1     | 2    | mA    |  |
| Supply current (quiescent)                                 | I <sub>Q2</sub>       | CC floating, $V_{BUS}$ disabled,<br>$T_J = +25^{\circ}C$       |      | 200   | 300  | μA    |  |
| EN rising threshold  | $V_{EN\ Rising}$      |  | -3%  | 1.235 | +3%  | V     |  |
| EN hysteresis  | $V_{EN\ HYS}$         |  |      | 230   |      | mV    |  |
| EN pull-up current   | I <sub>EN</sub>       |  | 4    | 8     | 12   | μA    |  |
| Thermal shutdown <sup>(7)</sup>                            | $T_{TSD}$             |  |      | 165   |      | °C    |  |
| Thermal hysteresis (7)                                     | $T_{TSD\_HYS}$        |  |      | 20    |      | °C    |  |
| VCC regulator  | V <sub>CC</sub>       |  | 4.3  | 4.6   | 4.9  | V     |  |
| VCC load regulation  | V <sub>CC LOG</sub>   | I <sub>CC</sub> = 50mA   |      | 1     | 3    | %     |  |
| Step-Down Converter  |                       |  |      |       |      |       |  |
| V <sub>IN</sub> under-voltage lockout threshold rising     | V <sub>IN_UVLO</sub>  |  | 4.6  | 5.0   | 5.4  | V     |  |
| V <sub>IN</sub> under-voltage lockout threshold hysteresis | V <sub>UVLO_HYS</sub> |  |      | 700   |      | mV    |  |
| HS switch on resistance                                    | R <sub>DSON HS</sub>  |  |      | 18    | 40   | mΩ    |  |
| LS switch on resistance                                    | R <sub>DSON LS</sub>  |  |      | 15    | 30   | mΩ    |  |
|  | $V_OUT$               | OUT_SEL = low  | -2%  | 5.10  | +2%  | V     |  |
|  |                       | OUT_SEL = float, T <sub>J</sub> = +25°C                        | -1%  | 5.17  | +1%  |       |  |
| Output voltage   |                       | OUT_SEL = float, $T_J$ = -40°C to +125°C                       | -2%  | 5.17  | +2%  |       |  |
|  |                       | OUT_SEL = high   | -2%  | 5.30  | +2%  |       |  |
| Output over-voltage protection                             | V <sub>OVP R</sub>    |  | 5.45 | 5.85  | 6.25 | V     |  |
| Output OVP recovery  | $V_{OVP\ F}$          |  | 5.3  | 5.7   | 6.1  | V     |  |
| Output-to-ground resistance                                | $R_{FB}$              | $EN = 0V, T_J = +25^{\circ}C$                                  | 100  | 160   | 220  | kΩ    |  |
| Low-side current limit                                     | I <sub>LS LIMIT</sub> |  |      | -2    |      | Α     |  |
| Switch leakage   |                       | $V_{EN} = 0V, V_{SW} = 36V,$<br>$T_{J} = +25^{\circ}C$         |      |       | 1    | ^     |  |
| Switch leakage   | $SW_{LKG}$            | $V_{EN} = 0V$ , $V_{SW} = 36V$ ,<br>$T_{J} = -40$ °C to +125°C |      |       | 5    | μA    |  |
| High-side current limit                                    | I <sub>LIMIT</sub>    | V <sub>OUT</sub> = 0V  | 8    | 12    | 16   | Α     |  |
|  | F <sub>SW1</sub>      | Pull R <sub>FREQ</sub> to GND                                  | 185  | 250   | 315  |       |  |
|  | F <sub>SW2</sub>      | $R_{FREQ} = 66.5k\Omega$                                       | 250  | 350   | 450  |       |  |
| Oscillator frequency                                       | F <sub>SW3</sub>      | $R_{FREQ} = 9.53k\Omega$                                       | 1800 | 2200  | 2600 | kHz   |  |
|  | F <sub>SW4</sub>      | R <sub>FREQ</sub> = float, MPQ4488GU-<br>AEC1                  | 360  | 450   | 540  |       |  |
| Frequency spread spectrum<br>span (MPQ4488GU-FD-<br>AEC1)  | F <sub>SS</sub>       | R <sub>FREQ</sub> = float, based on 450kHz                     |      | ±10   |      | %     |  |



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{EN}$  = 5V, CC1 to ground with 5.1k $\Omega$  resistor, CC3 to ground with a 5.1k $\Omega$  resistor,  $T_J$  = -40°C to +125°C <sup>(6)</sup>, typical value is tested at  $T_J$  = +25°C, unless otherwise noted.

| Maximum duty cycle         D <sub>MAX</sub> Topf Minimum of time         FREQ = 450kHz         91         95         99           Minimum of time         Topf Minimum of time         100 Minimum of time         110         1  | Parameter                        | Symbol                     | Condition  | Min  | Тур  | Max  | Units |  |
|---|----------------------------------|----------------------------|--|------|------|------|-------|--|
| Minimum on time   Ton, Min   To        | Maximum duty cycle               | $D_{MAX}$                  | FREQ = 450kHz                                    | 91   | 95   | 99   | %     |  |
| Soft-start time   | Minimum off time                 | T <sub>OFF MIN</sub>       |  |      | 110  |      | ns    |  |
| Under-voltage lockout threshold rising  | Minimum on time <sup>(7)</sup>   | T <sub>ON_MIN</sub>        |  |      | 130  |      | ns    |  |
| Under-voltage lockout threshold rising  | Soft-start time                  | T <sub>SS</sub>            | Output from 10% to 90%                           | 1    | 2    | 3.4  | ms    |  |
| threshold rising  | USB Switch (USB1 and USB2        | )                          |  |      |      |      |       |  |
| Switch on resistance   R_{DSON SW}   Switch on resistance   R_{DSON SW}   |                                  | V <sub>USB_UVR</sub>       |  | 3.7  | 4    | 4.3  | V     |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                                  | V <sub>USB_UVHYS</sub>     |  |      | 200  |      | mV    |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | Switch on resistance             | R <sub>DSON SW</sub>       |  |      | 18   | 35   | mΩ    |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | Output discharge resistance      | R <sub>DIS_USB</sub>       | ,  | 250  | 500  | 750  | kΩ    |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | USB OVP clamp                    | V <sub>USB OV</sub>        |  | 5.3  | 5.6  | 5.9  | V     |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | Current limit                    | I <sub>Limit1</sub>        |  | -6%  | 3.55 | 6%   |       |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | Current limit                    | I <sub>Limit2</sub>        |  | 2.6  | 2.75 | 2.9  | Α     |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | Line drop compensation           | V <sub>DROP COM</sub>      | $I_{OUT} = 2.4A, V_{OUT} = 5.17V$                | 40   | 90   | 140  | mV    |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | V <sub>BUS</sub> soft-start time | $T_{SS}$                   | Output from 10% to 90%                           | 1    | 2    | 3    | ms    |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | Hissup mode on time              | T <sub>HICP_ON2</sub>      |  | 3.5  | 5    | 6.5  | - ms  |  |
|   | Triccup mode on time             |                            |  | 3    | 5    | 7    |       |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | Hiccup mode off time             | T <sub>HICP OFF</sub>      | V <sub>OUT</sub> connected to GND                | 1    | 2    | 3    | S     |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | BC1.2 DCP Mode                   |                            |  |      |      |      |       |  |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   | DP and DM short resistance       | registeres D               |  |      | 85   | 155  | 0     |  |
|   | DF and Divi Short resistance     | NDP/DM_Short               |  |      | 85   | 160  | Ω     |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | Divider Mode                     |                            |  |      |      |      |       |  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | DP/DM output voltage             | V <sub>DP/DM Divider</sub> |  | 2.55 | 2.7  | 2.85 | V     |  |
| 1.2V/1.2V Mode       DP/DM output voltage $V_{DP/DM\_1.2V}$ $V_{OUT} = 5V, T_J = +25^{\circ}C$ 1.12     1.2     1.28 $V_{OUT} = 5V, T_J = -40^{\circ}C$ to $+125^{\circ}C$ 1.1     1.2     1.3    Proper description:  To all the proper descriptions of the properties of th   | DP/DM output impedance           |                            |  | 14   | 22   | 30   | kΩ    |  |
| DP/DM output voltage $V_{DP/DM\_1.2V}$ $V_{OUT} = 5V, T_J = +25^{\circ}C$ 1.12 1.2 1.28 $V_{OUT} = 5V, T_J = -40^{\circ}C$ to 1.1 1.2 1.3 $V_{DP/DM\_0.12V}$ $V_{DP/DM\_0.12V}$ $V_{OUT} = 5V, T_J = -40^{\circ}C$ to 1.1 1.2 1.3 $V_{DP/DM\_0.12V}$ $V_{DP/DM\_0.12V}$ $V_{OUT} = 5V, T_J = -40^{\circ}C$ To 105 140   | Di /Divi output impedance        | UP/DM_Divider              | $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$ | 12   | 22   | 34   | 1/77  |  |
| DP/DM output voltage $V_{DP/DM\_1.2V}$ $V_{OUT} = 5V, T_J = -40^{\circ}C$ to $1.1$ $1.2$ $1.3$ $T_J = +25^{\circ}C$ $T_J = +25^{\circ}C$ $T_J = +25^{\circ}C$   | 1.2V/1.2V Mode                   |                            |  | 1    | 1    | ı    | 1     |  |
| $+125^{\circ}\text{C}$ $1.1$ $1.2$ $1.3$ $-1.2$ $-1.3$ $-1.3$ $-1.2$ $-1.3$ $-1.2$ $-1.3$ $-1.2$ $-1.3$ $-1.2$ $-1.3$ $-1.2$ $-1.3$ $-1.3$ $-1.2$ $-1.3$ $-1.2$ $-1.3$ $-1.3$ $-1.2$ $-1.3$ | <br>  DD/DM                      | .,                         |  | 1.12 | 1.2  | 1.28 | ļ ,,  |  |
| IND/INM output impodance I D  | DP/DM output voltage             | V <sub>DP/DM_1.2V</sub>    |  | 1.1  | 1.2  | 1.3  | V     |  |
| $T_{\rm J} = -40^{\circ} \text{C to } +125^{\circ} \text{C}$   60   105   150   | DP/DM output impedance           | Ropert                     |  | 70   | 105  | 140  | kΩ    |  |
|   | 2. /2m output impodumoo          | 1 *UP/UM_1.2V              | $T_J = -40^{\circ}C \text{ to } +125^{\circ}C$   | 60   | 105  | 150  | 1/77  |  |



# **ELECTRICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{EN}$  = 5V, CC1 to ground with a 5.1k $\Omega$  resistor, CC3 to ground with a 5.1k $\Omega$  resistor,  $T_J$  = -40°C to +125°C<sup>(6)</sup>, Typical value is tested at  $T_J$  = +25°C, unless otherwise noted.

| Parameter                             | Symbol Condition                                |  |      |     | Max  | Units |  |  |  |
|---------------------------------------|---|--|------|-----|------|-------|--|--|--|
| USB Type-C 5V @ 3A Mode -             | USB Type-C 5V @ 3A Mode – CC1, CC2, CC3 and CC4 |  |      |     |      |       |  |  |  |
| CC resistor to disable Type-C mode    | R <sub>A</sub>                                  | CC1 and CC3 pins, for Type-C mode application, a 1nF capacitor should be added on CC1 and CC3 respectively | 70   |     | 90   | kΩ    |  |  |  |
| CC voltage to enable VCONN            | $V_{Ra}$  |  |      |     | 0.75 | V     |  |  |  |
| CC voltage to enable V <sub>BUS</sub> | $V_{Rd}$  |  | 0.9  |     | 2.45 | V     |  |  |  |
| CC detach threshold                   | $V_{OPEN}$                                      |  | 2.75 |     |      | V     |  |  |  |
| CC voltage falling debounce timer     | T <sub>CC_debounce</sub>                        | V <sub>BUS</sub> enable deglitch   | 100  | 144 | 200  | ms    |  |  |  |
| CC voltage rising debounce timer      | $T_{PD\_debounce}$                              | V <sub>BUS</sub> disable deglitch  | 10   | 15  | 20   | ms    |  |  |  |
| VCONN output power                    | P <sub>VCONN</sub>                              | VCONN comes from buck output with some series resistance, for applications without SuperSpeed data.        | 100  |     |      | mW    |  |  |  |

#### NOTES:


<sup>6)</sup> All min/max parameters are tested at T<sub>J</sub> = 25°C. Limits over temperature are guaranteed by design, characterization, and correlation.


<sup>7)</sup> Guaranteed by design and characterization test.




#### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5.17V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.











# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 5.17V, L = 4.7 $\mu$ H,  $T_A$  = 25°C, unless otherwise noted.

# Efficiency vs. Load Current




# Line Drop Compensation vs. Load Current




#### **Thermal Image**

V<sub>IN</sub>=12V, USB1\_I<sub>OUT</sub>=USB2\_I<sub>OUT</sub>=2.4A 4 layer PCB, 50mm x 50mm




#### **Thermal Image**

Vin=12V, USB1\_IOUT=2.4A, USB2\_IOUT=3A 4 layer PCB, 50mm×50mm



#### **Thermal Image**

V<sub>IN</sub>=12V, USB1\_I<sub>OUT</sub>=3A,USB2\_I<sub>OUT</sub>=3A 4 layer PCB, 50mm x 50mm





# **PIN FUNCTIONS**

| QFN 5x5<br>Pin # | Name  | Description   |  |  |  |  |  |
|------------------|---|---|--|--|--|--|--|
| 1                | CC1   | Configuration channel. CC1 is used to detect connections and configure the nterface across the USB1 Type-C cables and connectors. Once a connection is established, CC1 or CC2 is reassigned to provide power over the VCONN of the plug.   |  |  |  |  |  |
| 2                | USB1  | USB1 output.  |  |  |  |  |  |
| 3, 15, 25        | OUT   | Buck output. OUT is the power input for USB1 and USB2.  |  |  |  |  |  |
| 4, 14            | IN  | <b>Supply voltage.</b> IN is the drain of the internal power device and provides the power supply for the entire chip. The MPQ4488 operates from a 6V to 36V input voltage. A capacitor ( $C_{IN}$ ) prevents large voltage spikes at the input. Place $C_{IN}$ as close to the IC as possible. |  |  |  |  |  |
| 5, 13            | PGND  | <b>Power ground.</b> PGND is the reference ground of the regulated output voltage. PGND requires careful consideration during the PCB layout. Connect PGND with copper traces and vias.   |  |  |  |  |  |
| 6                | AGND  | Analog ground. Connect AGND to PGND.  |  |  |  |  |  |
| 7                | VCC   | Internal 4.6V LDO regulator output. Decouple VCC with a 1µF capacitor.  |  |  |  |  |  |
| 8, 9, 26         | SW  | Switch output. Use a wide PCB trace to make the connection.   |  |  |  |  |  |
| 10               | BST   | <b>Bootstrap.</b> A 0.22µF capacitor is connected between SW and BST to form a floating supply across the high-side switch driver.  |  |  |  |  |  |
| 11               | OUT_SEL   | <b>Buck output voltage set.</b> Setting OUT_SEL to either a low, floating, or high connection can set three different output voltages (5.1V, 5.17V, 5.3V).  |  |  |  |  |  |
| 12               | Switching frequency program input. For the MPQ4488GU-AEC1, connect a refrom FREQ to GND to set the switching frequency. Float FREQ or connect FR VCC to achieve a 450kHz frequency. Connect FREQ to ground to achieve a 2 internal frequency.  For the MPQ4488GU-FD-AEC1, float FREQ or connect FREQ to VCC to ach ±10% frequency spread spectrum based on 450kHz. Connect a resistor from FREQ to GND or pull FREQ to GND to set the switching frequency without a frequency spectrum. |   |  |  |  |  |  |
|                  |   |   |  |  |  |  |  |
| 16               | USB2  | USB2 output.  |  |  |  |  |  |
| 17               | CC4   | <b>Configuration channel.</b> CC4 is used to detect connections and configure the interface across the USB2 Type-C cables and connectors. Once a connection is established, CC3 or CC4 is reassigned to provide power over the VCONN of the plug.   |  |  |  |  |  |
| 18               | CC3   | <b>Configuration channel.</b> CC3 is used to detect connections and configure the interface across the USB2 Type-C cables and connectors. Once a connection is established, CC3 or CC4 is reassigned to provide power over the VCONN of the plug.   |  |  |  |  |  |
| 19               | DM2   | <b>D-</b> data line to USB2 connector. The input/output is used for handshaking with portable devices.  |  |  |  |  |  |
| 20               | DP2   | <b>D+ data line to USB2 connector.</b> The input/output is used for handshaking with portable devices.  |  |  |  |  |  |
| 21               | EN  | On/off control input. EN has an internal auto pull-up with an 8µA current source.   |  |  |  |  |  |
| 22               | DP1   | <b>D+ data line to USB1 connector.</b> The input/output is used for handshaking with portable devices.  |  |  |  |  |  |
| 23               | DM1   | <b>D-</b> data line to USB1 connector. The input/output is used for handshaking with portable devices.  |  |  |  |  |  |
| 24               | CC2   | <b>Configuration channel.</b> CC2 is used to detect connections and configure the interface across the USB1 Type-C cables and connectors. Once a connection is established, CC1 or CC2 is reassigned to provide power over the VCONN of the plug.   |  |  |  |  |  |

© 2017 MPS. All Rights Reserved.

#### **BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



# OPERATION BUCK CONVERTER SECTION

The MPQ4488 integrates a monolithic, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs and two USB current-limit switches with charging port auto-detection. The MPQ4488 offers a compact solution that achieves 6A of continuous output current with excellent load and line regulation over a wide input supply range.

The MPQ4488 operates in a fixed-frequency, peak-current-mode control to regulate the output voltage. The internal clock initiates the pulse-width modulation (PWM) cycle, which turns on the integrated high-side power MOSFET (HS-FET). The HS-FET remains on until its current reaches the value set by the COMP voltage ( $V_{\text{COMP}}$ ). When the power switch is off, it remains off until the next clock cycle begins. If the duty cycle reaches 95% (450kHz switching frequency) in one PWM period, the current in the power MOSFET does not reach the COMP-set current value, and the power MOSFET turns off.

#### **Error Amplifier (EA)**

The error amplifier (EA) compares the internal feedback voltage against the internal reference (REF) and outputs a  $V_{\text{COMP}}$ . This  $V_{\text{COMP}}$  controls the power MOSFET current. The optimized, internal compensation network minimizes the external component count and simplifies the control loop design.

#### Internal VCC Regulator

The 4.6V internal regulator powers most of the internal circuitries. This regulator takes  $V_{\text{IN}}$  and operates in the full  $V_{\text{IN}}$  range. When  $V_{\text{IN}}$  exceeds 4.6V, the output of the regulator is in full regulation. If  $V_{\text{IN}}$  is less than 4.6V, the output decreases with  $V_{\text{IN}}$ . VCC requires an external 1µF ceramic decoupling capacitor.

After the buck output start-up, the internal VCC LDO output is biased by the buck output through a Schottky diode.

#### **Enable Control (EN)**

The MPQ4488 has an enable control pin (EN). There is an internal 8µA pull-up current that allows EN to be floated for automatic start-up.

Pulling EN high or floating EN enables the IC. Pulling EN low disables the IC. EN is clamped internally using a 7.6V series Zener diode and 10V breakdown voltage of an ESD cell (see Figure 2).

Connect EN through a pull-up resistor to  $V_{\rm IN}$  to enhance the EN pull-up current ability. This requires limiting the EN voltage below 10V or limiting the EN input current below 500µA if the EN pull-up voltage larger than 10V.

For example, connecting EN to  $V_{IN}$  = 36V,  $R_{PULLUP} \ge (36V - 10V) / 500 \mu A = 52k\Omega$ .




Figure 2: Zener Diode between EN and GND

#### Setting the Switching Frequency

Connect a resistor from FREQ to ground to set the switching frequency (see Table 1). The value of the frequency can be calculated approximately with Equation (1):

FREQ(kHz) = 
$$\frac{1000000}{42.5 \times R_{FREQ}(K\Omega) + 53.7}$$
 (1)

The frequency vs. R<sub>FREQ</sub> is shown in Figure 3.




Figure 3: Switching Frequency vs. R<sub>FREQ</sub>

| Typical Switching Trequency |                         |  |  |  |  |
|-----------------------------|-------------------------|--|--|--|--|
| $R_{FREQ}$ (k $\Omega$ )    | F <sub>S</sub><br>(kHz) |  |  |  |  |
| 0                           | 250                     |  |  |  |  |
| 66.5                        | 350                     |  |  |  |  |
| NC                          | 450                     |  |  |  |  |
| 45.8                        | 500                     |  |  |  |  |
| 22.3                        | 1000                    |  |  |  |  |
| 14.6                        | 1500                    |  |  |  |  |
| 9.53                        | 2200                    |  |  |  |  |

Table 1: Recommended Resistor Values for Typical Switching Frequency

When running the part at a high switching frequency (i.e.: 2.2MHz), consider the minimum on time, minimum off time, and the maximum output current due to the thermal rise.

Two internal comparators monitor FREQ's logic voltage to enable FREQ to float or short to GND. During power-up, there is another internal source current on FREQ. The frequency is locked at 450kHz when a voltage greater than 2V is sensed on FREQ for longer than 8µs. The frequency is locked at 250kHz when a voltage less than 0.1V is sensed on FREQ for longer than 8µs. Leave FREQ floating or connect FREQ to VCC to achieve the 450kHz default switching frequency. Short FREQ to ground to achieve a 250kHz frequency (see Figure 4).




Figure 4: Switching Frequency Functional Block

#### **Frequency Spread Spectrum**

The purpose of the spread spectrum is to minimize the peak emissions at a specific frequency.

The MPQ4488GU-FD-AEC1 uses a 4kHz triangle wave (125 $\mu$ s rising, 125 $\mu$ s falling) to modulate the internal oscillator. The frequency span of the spread spectrum operation is  $\pm 10\%$  (see Figure 5).




Figure 5: Frequency Spread Spectrum

FREQ must be floated or connected to VCC when using the spread spectrum function. The MPQ4488 can work without the switching frequency spread spectrum when FREQ is connected to an external resistor or shorted to GND.

Pull FREQ to GND to set the fixed switching frequency at 250kHz without the frequency spread spectrum. The frequency is determined by an external resistor when connecting FREQ to GND through a resistor.

#### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The UVLO comparator monitors the input voltage. The UVLO rising threshold is 5V, and its falling threshold is 4.3V.

#### Internal Soft Start (SS)

Soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a SS voltage that ramps up from 0V to 5V. When SS is lower than REF, the error amplifier uses SS as the reference. When SS is higher than REF, the error amplifier uses REF as the reference. The SS time is set to 2ms internally. If the output of the MPQ4488 is prebiased to a certain voltage during start-up, the IC disables the switching of both the high-side and low-side switches until the voltage on the internal SS capacitor exceeds the internal feedback voltage.

#### **Forced CCM Operation**

The MPQ4488 works in forced continuous conduction mode (CCM) continuously. The MPQ4488 operates with a fixed switching frequency regardless of whether it is operating in light load or full load. The advantage of CCM is the controllable frequency, smaller output

ripple, and sufficient bootstrap charge time, but it also has low efficiency at light-load condition. A proper inductance should be selected to avoid triggering the low-side switch's negative current limit (typically 2A, from SW to GND). If the negative current limit is triggered, the low-side switch turns off, and the high-side switch turns on when the internal clock begins.

#### **Buck Over-Current Protection (OCP)**

The MPQ4488 has a cycle-by-cycle over-current limit when the inductor peak current exceeds the current-limit threshold, and the FB voltage drops below the under-voltage (UV) threshold (typically 50% below the reference). Once UV is triggered, the MPQ4488 enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead-shorted to ground. This reduces the average short-circuit current greatly, alleviates thermal issues, and protects the regulator. The MPQ4488 exits hiccup mode once the over-current condition is removed.

#### **Buck Output Over-Voltage Protection (OVP)**

The MPQ4488 has output over-voltage protection (OVP). If the output is higher than 5.85V, the high-side switch stops turning on. The low-side switch turns on to discharge the output voltage until the output decreases to 5.7V, and then the chip resumes normal operation.

#### Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. The UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by  $V_{\text{IN}}$  and VCC through D1, D2, M1, C4, L1, and C2 (see Figure 6). The BST capacitor (C4) voltage is charged up quickly by VCC through M1. The 2.5 $\mu$ A input to BST current source also can charge the BST capacitor when the low-side switch does not turn on.




Figure 6: Internal Bootstrap Charging Circuit

#### Start-Up and Shutdown

If both IN and EN exceed their respective thresholds, the chip is enabled. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN low, IN low, and thermal shutdown. During shutdown, the signaling path is blocked to avoid any fault triggering. Then  $V_{\text{COMP}}$  and the internal supply rail are pulled down. The floating driver is not subject to this shutdown command.

#### **Buck Output Impedance**

The buck does not involve an output discharge function during EN shutdown. After EN shuts down, there are only two feedback resistors connected to OUT, which have a typical resistance of  $160k\Omega$ .

# USB CURRENT-LIMIT SWITCH SECTION Over-Current Protection (OCP) and Hiccup

The MPQ4488 integrates two USB current-limit switches. The MPQ4488 provides built-in soft-start circuitry that controls the rising slew rate of the output voltage to limit inrush current and voltage surges.

When the load current reaches the current-limit threshold, the USB power MOSFET works in a constant current-limit mode (see Figure 7). If the over-current limit condition lasts longer than 5ms ( $V_{\text{OUT}}$  does not drop too low), the corresponding USB channel enters hiccup mode with 5ms of on-time and 2s of off-time. Another USB channel still works normally.




Figure 7: Over-Current Limit

After the soft start finishes, if the USB output voltage is lower than 3.5V and lasts longer than 50µs, the MPQ4488 also enters hiccup (without having to wait for 5ms) (see Figure 8). This can prevent an abnormal thermal rise during a constant resistor (CR) load over-current case.




Figure 8: Over-Current Limit for CR Load

# Fast Response for Short-Circuit Protection (SCP)

If the load current increases rapidly due to a short-circuit event, the current may exceed the current-limit threshold before the control loop is able to respond. If the current reaches the 7A secondary current limit level, a fast turn-off circuit is active to turn off the power MOSFET. This can help limit the peak current through the switch, keeping the buck output voltage from dropping too much and affect another USB channel. The total short-circuit response time is less than 1µs.

When the fast turn-off function is triggered, the MOSFET turns off for 100µs and restarts with a soft start. During the restart process, if the short still remains, the MPQ4488 regulates the gate voltage to hold the current at a normal current limit level.

#### **Output Line Drop Compensation**

The MPQ4488 can compensate for an outputvoltage drop, such as high impedance caused by a long trace, to maintain a fairly constant output voltage at the load-side voltage.

The internal comparator compares the currentsense output voltage of the two current-limit switches and uses the larger current-sense output voltage to compensate for the line drop voltage.

The line drop compensation amplitude increases linearly as the load current increases. It also has an upper limitation. The line drop compensation at output currents greater than 2.4A is 90mV.

#### **USB Output Over-Voltage Clamp**

To protect the device at the cable terminal, the USB switch output has a fixed over-voltage protection (OVP) threshold. When the input voltage is higher than the OVP threshold, the output voltage is clamped to its OVP threshold value.

#### **USB Output Discharge and Impedance**

Each USB switch has a fast discharge path that can discharge the external output capacitor's energy quickly during power shutdown. This function is active when the CC pins are released or the part is disabled (input voltage is under UVLO or EN off). The discharge path is turned off when the USB output voltage is discharged below 50mV. After the fast discharge path turns off, there is only a high impedance resistor (typically 500k $\Omega$ ) from USB1 or USB2 to ground.

#### **Auto-Detection**

The MPQ4488 integrates a USB-dedicated charging port auto-detect function. This function recognizes most mainstream portable devices and supports the following charging schemes:

- USB Battery Charging Specification BC1.2/ Chinese Telecommunications Industry Standard YD/T 1591-2009
- Apple divider mode
- 1.2V/1.2V mode
- USB Type-C 5V @ 3A DFP mode

The auto-detect function is a state machine that supports all of the DCP charging schemes above. Connect DP and DM with a  $150\Omega$  resistor for DCP mode.



#### **USB Type-C Mode and VCONN**

For USB Type-C solutions, two pins (CC1, CC2) on the connector are used to establish and manage the source-to-sink connection. The general concept for setting up a valid connection between a source and a sink is based on being able to detect terminations residing in the product being attached. To aid in defining the functional behavior of CC, a pull-up (Rp) and pull-down (Rd  $5.1k\Omega$ ) termination model is used based on a pull-up resistor and pull-down resistor (see Figure 9).




Figure 9: Current Source/Pull-Down CC Model

Initially, a source exposes independent Rp terminations on its CC1 and CC2 pins, and a sink exposes independent Rd terminations on its CC1 and CC2 pins. The source-to-sink combination of this circuit configuration represents a valid connection. To detect this, the source monitors CC1 and CC2 for a voltage lower than its unterminated voltage. The choice of Rp is a function of the pull-up termination voltage and the source's detection circuit. This indicates that either a sink, a powered cable, or a sink connected via a powered cable has been attached.

Prior to the application of VCONN, a powered cable exposes Ra (typically  $1k\Omega$ ) on its VCONN pin. Ra represents the load on VCONN plus any resistive elements to ground. In some cable plugs, this might be a pure resistance, and in others, it may simply be the load.

The source must be able to differentiate between the presence of Rd and Ra to know whether there is a sink attached and where to apply VCONN. The source is not required to source VCONN unless Ra is detected.

Two special termination combinations on the CC pins as seen by a source are defined for directly attached accessory modes: Ra/Ra for audio adapter accessory mode and Rd/Rd for

debug accessory mode (see Figure 10 and Table 2).




Figure 10: CC Pin Functional Block

A port that behaves as a source has the following functional characteristics.

- 1. The source uses a MOSFET to enable or disable the power delivery across  $V_{\text{BUS}}$ . Initially, the source is disabled.
- The source supplies pull-up resistors (Rp) on CC1 and CC2 and monitors both to detect a sink. The presence of an Rd pull-down resistor on either CC1 or CC2 indicates that a sink is being attached. The value of Rp indicates the initial USB Type-C current level supported by the host. The MPQ4488 default Rp is 10kΩ, which represents a 3A current level.
- The source uses the CC pull-down characteristic to detect and determine which CC pin is intended to supply VCONN (when Ra is discovered).
- 4. Once a sink is detected, the source enables  $V_{\text{BUS}}$  and VCONN.
- The source can adjust the value of Rp dynamically to indicate a change in the available USB Type-C current to a sink. For example, at high temperature, the MPQ4488 changes Rp to 22kΩ to indicate a 1.5A current ability.
- The source monitors the continued presence of Rd to detect a sink detach. When a detach event is detected, the source is removed, V<sub>BUS</sub> and VCONN return to step 2.



#### **Disable Type-C Mode (Type-A Mode)**

During the MPQ4488 initial start-up, the IC sources  $10\mu\text{A}$  for  $20\mu\text{s}$  on CC1. If the CC1 voltage falls into a 400mV to 1.2V range, USB1 latches in Type-A mode unless the part is reenabled. Type-C mode is disabled, so CC1's attach and detach logic is disabled, and V<sub>BUS</sub> is always enabled. The current limit changes to a Type-A spec. The same logic is implemented on CC3 for USB2.

To trigger Type-A mode, the external pull-down resistor should be 70 -  $90k\Omega$ . Do not connect extra capacitors on CC1 and CC3.

In normal Type-C mode applications, a 1nF capacitor should be added on CC1 and CC3 to avoid falsely triggering Type-A mode. If two Ra resistors pull down CC1 and CC2, or two Rd resistors pull down CC1 and CC2, there is no action inside the IC ( $V_{\text{BUS}}$  is not enabled).

#### Load Shedding vs. Temperature

The MPQ4488 monitors the die temperature and changes its output current capability dynamically. This feature is supported by both Type-C and USB2.0 applications.

If the die temperature is higher than 125°C, the USB port's CC pin pull-up resistance (Rp) changes to  $22k\Omega$  to indicate that its source capability has changed to 1.5A. Meanwhile,  $V_{BUS}$  changes to 4.77V.

If the die temperature is lower than 100°C for 16 seconds,  $V_{BUS}$  reverts back to the normal voltage set by OUT\_SEL. Meanwhile, the USB Type-C current capability changes back to 3A (Rp = 10k $\Omega$ ). The current limit threshold remains at 3.55A during this period.

#### **Thermal Shutdown**

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 165°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 145°C), the chip is enabled.



**Table 2: CC Logic Truth Table** 

| EN | CC of USB1 (8)     | CC of USB2 (8) | Buck     | VCONN<br>(USB1) | USB1     | VCONN<br>(USB2) | USB2     |
|----|--------------------|----------------|----------|-----------------|----------|-----------------|----------|
| 0  | Х                  | X              | Disabled | Disabled        | Disabled | Disabled        | Disabled |
|    | AUDIO              |                | Disabled | Disabled        | Disabled | Disabled        | Disabled |
|    | DEBUG              | Open or        | Disabled | Disabled        | Disabled | Disabled        | Disabled |
| 1  | "A" <sup>(9)</sup> | AUDIO or       | Enabled  | Disabled        | Enabled  | Disabled        | Disabled |
|    | Rd, Ra             | DEBUG          | Enabled  | Enabled         | Enabled  | Disabled        | Disabled |
|    | Open               |                | Disabled | Disabled        | Disabled | Disabled        | Disabled |
|    | AUDIO              |                | Enabled  | Disabled        | Disabled | Enabled         | Enabled  |
|    | DEBUG              |                | Enabled  | Disabled        | Disabled | Enabled         | Enabled  |
| 1  | "A"                | Rd, Ra         | Enabled  | Disabled        | Enabled  | Enabled         | Enabled  |
|    | Rd, Ra             |                | Enabled  | Enabled         | Enabled  | Enabled         | Enabled  |
|    | Open               |                | Enabled  | Disabled        | Disabled | Enabled         | Enabled  |
|    | AUDIO              |                | Enabled  | Disabled        | Disabled | Disabled        | Enabled  |
|    | DEBUG              |                | Enabled  | Disabled        | Disabled | Disabled        | Enabled  |
| 1  | "A"                | "A"            | Enabled  | Disabled        | Enabled  | Disabled        | Enabled  |
|    | Rd, Ra             |                | Enabled  | Enabled         | Enabled  | Disabled        | Enabled  |
|    | Open               |                | Enabled  | Disabled        | Disabled | Disabled        | Enabled  |

#### NOTES:

<sup>8)</sup> USB1 and USB2 are symmetrical to each other.

<sup>9) &</sup>quot;A" means Type-A mode. CC1 (CC3 for USB2) is requested to be pulled down by a 80.6kΩ resistor to enter this mode.

#### APPLICATION INFORMATION

#### Selecting the Inductor

For most applications, use an inductor with a DC current rating at least 25% higher than the maximum load current. Select an inductor with a small DC resistance for optimum efficiency. For most designs the inductor value can be derived with Equation (2):

$$L_{1} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times \Delta I_{L} \times f_{\text{OSC}}}$$
(2)

Where  $\Delta I_{\perp}$  is the inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (3):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$
 (3)

#### **Selecting Buck Input Capacitor**

The input current to the step-down converter is and therefore requires supply AC current capacitor to maintaining the DC input voltage. Use low ESR capacitors for optimum performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. 100µF electrolytic and 50µF ceramic capacitors are recommended in automotive applications at a 450kHz switching frequency.

Since the input capacitor (C1) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (4):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (4)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (5):

$$I_{C1} = \frac{I_{LOAD}}{2} \tag{5}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using an electrolytic capacitor, place two additional high-quality ceramic capacitors as close to IN as possible. Estimate the input voltage ripple caused by the capacitance with Equation (6):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{S} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(6)

#### **Selecting Buck Output Capacitor**

The device requires an output capacitor (C2) to maintain the DC output voltage. Estimate the output voltage ripple with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right) \tag{7}$$

Where  $L_1$  is the inductor value, and RESR is the equivalent series resistance (ESR) value of the output capacitor.

For an electrolytic capacitor, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (8):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{S} \times L_{1}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$
 (8)

A  $100 - 270\mu F$  capacitor with an ESR less than  $50m\Omega$  (e.g.: polymer or tantalum capacitors) and three  $10\mu F$  ceramic capacitors are recommended in applications (see Table 3).

**Table 3: Recommended External Components** 

| Switching Frequency | Inductor | Input capacitor                             | Buck Output<br>Capacitor                   |
|---------------------|----------|---|--|
| 250kHz              | 8µH      | 50µF<br>ceramic<br>cap +<br>100µF E-<br>cap | 30μF ceramic<br>cap + 270μF<br>Polymer cap |
| 450kHz              | 4.7µH    | 50µF<br>ceramic<br>cap +<br>100µF E-<br>cap | 30μF ceramic<br>cap + 270μF<br>Polymer cap |



#### **ESD Protection for I/O Pins**

Higher ESD levels should be considered for all USB I/O pins. The MPQ4488 features high ESD protection up to ±8kV human body model on DP, DM, USB1, and USB2, and ±5.5kV human body model on CC1 through CC4. The ESD structures can withstand high ESD both in normal operation and when the device is powered off. To further extend DP and DM's ESD level for covering complicated application environments, additional resistors and capacitors can be added (see Figure 11).

Similar R-C networks cannot be added on CC1 and CC2 pins since the CC line must support a 200mA current and 300kHz signaling. Additional ESD diodes can be added on CC.




Figure 11: Recommended I/O Pins ESD Enhancing


#### PCB Layout Guidelines (10)

Efficient PCB layout is critical for stable operation and thermal dissipation. For best results, refer to Figure 12 and follow the PCB layout guidelines below.


- Use short, direct, and wide traces to connect OUT.
- 2. Add vias under the IC.
- 3. Route the OUT trace on both PCB layers.
- Place the buck output ceramic capacitor C2A and C2B on the left side and C2C on the right side.
- 5. Place a large copper plane for PGND.
- 6. Add multiple vias to improve thermal dissipation.
- 7. Connect AGND to PGND.
- 8. Use a large copper plane for SW, USB, and USB2.
- Route the USB1 and USB2 trace on both PCB layers.
- 10. Add multiple vias.
- 11. Place two ceramic input decoupling capacitors as close to IN and PGND as possible to improve EMI performance.
- 12. Place the symmetrical  $C_{\text{IN}}$  capacitors on each side of the IC.
- Place the BST capacitor close to BST and SW.
- 14. Place the VCC decoupling capacitor as close to VCC as possible.

#### NOTE:


 The recommended layout is based on the Typical Application Circuits in Figure 13 to Figure 15.




**Top Layer** 



Middle Layer 1



Middle Layer 2



Bottom Layer Figure 12: Recommended Layout



## **TYPICAL APPLICATION CIRCUITS**




Figure 13: Dual USB Type-C 5V/3A DFP Ports (11)




Figure 14: Dual USB Type-A 5V/2.4A Ports (11)




Figure 15: One Type-C 5V/3A DFP Port, One Type-A 5V/2.4A Port (11)


#### NOTE:


Prelim

11) See Figure 11 for I/O pins' ESD protection enhancing details.

#### **PACKAGE INFORMATION**


#### QFN-26 (5mmx5mm)






**BOTTOM VIEW** 

**TOP VIEW** 



SIDE VIEW



RECOMMENDED LAND PATTERN

#### NOTE:

1) LAND PATTERNS OF PIN 2~4 AND 14~16 HAVE THE SAME LENGTH AND WIDTH.
2) LAND PATTERNS OF PIN 5 AND PIN13 HAVE THE SAME LENGTH AND WIDTH.
3) ALL DIMENSIONS ARE IN MILLIMETERS.
4) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
5) REFERENCEIS MO-220.
6) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.