

DESCRIPTION

The MP8048 is a configurable dual channel full-bridge or quad channel half-bridge that can be configured as the output stage of a Class-D audio amplifier. Each full-bridge can be driven independently as stereo single ended audio amplifiers or driven complementarily in a bridge tied load (BTL) audio amplifier configuration.

The MP8048 features a low current shutdown mode, standby mode, input under voltage protection, current limit, thermal shutdown and fault flag signal output. All channels of drivers interface with standard logic signals.

The MP8048 is available in a 40 lead QFN 6X6 package.

FEATURES


- 4A Peak Current Output
- Up to 600KHz Switching Frequency
- Protected Integrated Power 0.2Ω Switches
- 30ns Switch Dead Time
- All Switches Current Limited
- Internal Under Voltage Protection
- Internal Thermal Protection
- 3.4mA Operating Current
- Fault Output Flag
- Single Ended Output Power: 8W/Channel at 22V, 8Ω
- Bridge Tied Load Output Power: 30W/Channel at 22V, 8Ω

APPLICATIONS

- Class D Audio Drivers
- Motor Drivers

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION




ORDERING INFORMATION

Part Number*	Package	Top Marking	Temperature
MP8048DQK	QFN 40 (6mm x 6mm)	MP8048DQK	-40°C to +85°C

* For Tape & Reel, add suffix -Z (e.g. MP8048DQK-Z). For Lead Free, add suffix -LF

(e.g. MP8048DQK-LF-Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

VSP Supply Voltage	24V
SW1/2 Pin Voltage.....	-0.3V to $V_{DD} + 0.3V$
SW1/2 to BST1/2	-0.3V to +6V
Voltage at All Other Pins.....	-0.3V to +6V
Continuous Power Dissipation.. ($T_A = +25^\circ C$) ⁽²⁾	4.2W
Storage Temperature.....	-55°C to +150°C
Junction Temperature.....	150°C
Lead Temperature	260°C

Recommended Operating Conditions ⁽³⁾

VSP Supply Voltage	7.5V to 22V
Peak Output Current.....	4A Maximum
Operating Temperature.....	-40°C to +85°C

Thermal Resistance ⁽⁴⁾	θ_{JA}	θ_{JC}
QFN40 (6mm x 6mm).....	30	6..... °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_J(MAX)$, the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_D(MAX) = (T_J(MAX) - T_A) / \theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

$V_{SP} = 12V$, $V_{SHDNB} = 5V$, $T_A = +25^{\circ}C$, unless otherwise specified.

Parameters	Symbol	Condition	Min	Typ	Max	Units
VSP Operating Current		$I_{LOAD} = 0A$, PWM1,2=0	2.5	3.4	5	mA
VSP Shutdown Current		$V_{SHDN} = 0V$		2	10	μA
Operating VSP Threshold Low			4.8	5.7		V
Operating VSP Threshold High				6.5	7.2	V
STBYB Threshold Low			0.9	1.1		V
STBYB Threshold High				1.9	2.2	V
PWM Input Bias Current				0.1	1.0	μA
SHDNB Threshold Low			0.9	1.1		V
SHDNB Threshold High				1.9	2.2	V
PWM1,2 Threshold Low			0.9	1.4		V
PWM1,2 Threshold High				1.8	2.2	V
SW1/2 On Resistance		$V_{SP} = 7.5V$, High-Side and Low-Side		0.2		Ω
SW1/2 Current Limit ⁽⁵⁾		$V_{PWM} = 0V$, Sinking		4		A
		$V_{PWM} = 5V$, Sourcing		4		A
SW1/2 Switching Frequency		$V_{PWM} = 0$ to 5V, 50% Duty Cycle			0.6	MHz
SW1/2 Maximum Duty Cycle ⁽⁶⁾		$V_{DD} = 7.5V$, $V_{PWM} = 5V$, $C_{BST} = 100nF$, $f_{SW} = 3.3KHz$		99.5		%
SW1/2 Rise/Fall Time		$V_{PWM} = 0V$ to 5V		10		ns
PWM Pulse Width		$V_{PWM} = 0V$ to 5V, High or Low Pulse		200		ns
Dead Time ⁽⁵⁾		$I_{OUT} = \pm 100mA$		30		ns
PWM1,2 to SW1,2 Delay Time Rising		$V_{PWM} = 0V$ to 5V		40		ns
PWM1,2 to SW1,2 Delay Time Falling		$V_{PWM} = 5V$ to 0V		40		ns
Thermal Shutdown Temperature ⁽⁵⁾		T_J Rising, Hysteresis = 20°C		150		°C

Notes:

5) Guaranteed by design, not production tested.

6) OUT drives low for 1.5 μs every 300 μs to charge the BST to SW capacitor.

PIN FUNCTIONS

Pin #	Name	Description
1	NC	No connect.
2,3	SW1B	Switched Output 1B. Connect the output LC filter to SW1B. SW1B is valid approximately 100µs after VSP goes high.
4,5	VSP1B	Power Supply Input. Connect VSP1B to the positive side of the input power supply. Bypass VSP1B to PGND as close to the IC as possible.
6	VSP1A	Power Supply Input. Connect VSP1A to the positive side of the input power supply. Bypass VSP1A to PGND as close to the IC as possible.
7,8	SW1A	Switched Output 1A. Connect the output LC filter to SW1A. SW1A is valid approximately 100µs after VSP goes high.
9,10	PGND1A	Power Ground of channel 1A. Connect the exposed pad on bottom side to the ground plane.
11	BST1A	Bootstrap Supply. BST1A powers the high-side gate of the SW1A stage. Connect a 0.1µF or greater capacitor between BST1A and SW1A.
12	PWM1A	Driver Logic Input 1A. Drive PWM1 with the signal that controls the MP8048 SW1A. Drive PWM high to turn on the high side switch; drive PWM low to turn on the low-side switch.
13	PWM1B	Driver Logic Input 1B. Drive PWM1 with the signal that controls the MP8048 SW1B. Drive PWM high to turn on the high side switch; drive PWM low to turn on the low-side switch.
14	FAULTB	Fault Output. A low output at FAULT indicates that the MP8048 has detected an over temperature or over current condition. This output is open drain.
15	SHDNB	Shutdown Input. When low, the IC will be shut off.
16,35	AGND	Analog Ground.
17	PWM2A	Driver Logic Input 2A. Drive PWM2 with the signal that controls the MP8048 SW2A. Drive PWM high to turn on the high side switch; drive PWM low to turn on the low-side switch.
18	STBYB	Standby Input. Default low (internal pull-down). If driven high, the output of the drivers is determined by the PWM1A/1B/2A/2B. If driven low, the output of both drivers is high impedance.
19	PWM2B	Driver Logic Input 2B. Drive PWM2 with the signal that controls the MP8048 SW2B. Drive PWM high to turn on the high side switch; drive PWM low to turn on the low-side switch.
20	BST2B	Bootstrap Supply. BST2B powers the high-side gate of the SW2B stage. Connect a 0.1µF or greater capacitor between BST2B and SW2B.
21,22	PGND2B	Power Ground of Channel 2B. Connect the exposed pad on the bottom side to the ground plane.
23,24	SW2B	Switched Output 2B. Connect the output LC filter to SW2B. SW2B is valid approximately 100µs after VSP goes high.
25	VSP2B	Power Supply Input. Connect VSP2B to the positive side of the input power supply. Bypass VSP2B to PGND as close to the IC as possible.
26,27	VSP2A	Power Supply Input. Connect VSP2A to the positive side of the input power supply. Bypass VSP2A to PGND as close to the IC as possible.
28,29	SW2A	Switched Output 2A. Connect the output LC filter to SW2A. SW2A is valid approximately 100µs after VSP goes high.
30,31	PGND2A	Power Ground of channel 2A. Connect the exposed pad on bottom side to the ground plane.
32	BST2A	Bootstrap Supply. BST2A powers the high-side gate of the SW2A stage. Connect a 0.1µF or greater capacitor between BST2A and SW2A.


PIN FUNCTIONS *(continued)*

Pin #	Name	Description
33	VDR2A	Gate Drive Supply Bypass. The voltage at VDR2A is supplied from an internal regulator from its respective VSP. VDR2A powers the internal circuitry and internal MOSFET gate drive for its respective SW2A stage. Bypass VDR2A to PGND with a 0.1 μ F to 10 μ F capacitor.
34	VDR2B	Gate Drive Supply Bypass. The voltage at VDR2B is supplied from an internal regulator from its respective VSP. VDR2B powers the internal circuitry and internal MOSFET gate drive for its respective SW2A stage. Bypass VDR2B to PGND with a 0.1 μ F to 10 μ F capacitor.
36	VDR1A	Gate Drive Supply Bypass. The voltage at VDR1A is supplied from an internal regulator from its respective VSP. VDR1A powers the internal circuitry and internal MOSFET gate drive for its respective SW1 stage. Bypass VDR1A to PGND with a 0.1 μ F to 10 μ F capacitor.
37	VDR1B	Gate Drive Supply Bypass. The voltage at VDR1A is supplied from an internal regulator from its respective VSP. VDR1B powers the internal circuitry and internal MOSFET gate drive for its respective SW1 stage. Bypass VDR1A to PGND with a 0.1 μ F to 10 μ F capacitor.
38	BST1B	Bootstrap Supply. BST1B powers the high-side gate of the SW1B stage. Connect a 0.1 μ F or greater capacitor between BST1B and SW1B.
39,40	PGND1B	Power Ground of Channel 1B. Connect the exposed pad on bottom side to the ground plane.


TYPICAL PERFORMANCE CHARACTERISTICS

$V_{SP} = 22V$, $V_{SHDNB} = 5V$, $R_{LOAD} = 8\Omega$, $T_A = +25^\circ C$, unless otherwise noted.


Normal Switch Waveform




Input/Output Waveform Negative Pulse




Input/Output Waveform Positive Pulse




Output Rise-Time




Output Fall-Time




Short Circuit Positive Current




Short Circuit Negative Current



Frequency Response ($P_{OUT}=1W$)




THD+N vs. P_{out} (Input Signal Freq=1kHz)




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{SP} = 22V$, $V_{SHDNB} = 5V$, $R_{LOAD} = 8\Omega$, $T_A = +25^\circ C$, unless otherwise noted.


Power On




Power off



Standby



BS Recharge Cycling



OPERATION

The MP8048 is a quad channel power half-bridge driver that can be configured as the output of a Class D amplifier. The output is in phase with the input and the dead time is optimized for symmetrical performance, regardless of load conditions.

When the shutdown (SHDN) pin is low, all channels will be off. When the standby (STBYB) is pulled low, it causes the outputs of all channels to go into high impedance. However, when the voltage across the BST1A/1B/2A/2B and SW1A/1B/2A/2B pins drops sufficiently low, the bottom MOSFET will be turned on to refresh the external bootstrap capacitor. For a bootstrap capacitor of 100nF, the refresh time is approximately 300ns.

In order to prevent erratic operation, two under voltage lockout (UVLO) circuits are used. One of them is to ensure that the supply for the bottom gate drive circuit is sufficiently high and the other is for the top gate driver.

Fault Protection

To protect the power MOSFETs, an internal current limit of 4A is set for all MOSFETs. When this limit is reached, all MOSFETs will go into high impedance for a fixed duration of approximately 8 μ s before resuming normal operation.

However, in certain conditions, when the current through the upper MOSFET exceeds 4A, all MOSFETs will go into high impedance but normal operation will only resume if the inductor current has been reset to close to zero.

Thermal monitoring is also integrated into the MP8048. If the die temperature rises above 150°C, all switches are turned off. The temperature must fall below 130°C before normal operation resumes.

To enhance the robustness of the device under short circuit condition, a capacitor can be connected to the FaultB pin, as shown in figure 1. The time constant of the RC is selected to be greater than 50ms for the FaultB node to reach 1V. Under short circuit condition, the FaultB node will be reset to zero and the part will be placed in standby mode until the voltage at the STBYB pin is above 1V.




Figure 1 Fault Protection Enhancement Circuit

Fault Output

The MP8048 includes an open drain, active low fault indicator output (FAULTB). A fault will be indicated if one of the following conditions is detected: the current limit is tripped, or the thermal shutdown is tripped.

A fault on any channel will cause the FAULTB pin to be pulled low. A fault on either channel will cause the outputs (SW1A, SW1B, SW2A, SW2B) to go into high impedance. When the fault goes away, the MP8048 will resume normal operation.

Do not apply more than 6V to the FAULTB pin.

BLOCK DIAGRAM






Figure 2—Functional Block Diagram (1 full bridge channel only)

PACKAGE INFORMATION


QFN 40 (6mm x 6mm)




TOP VIEW




BOTTOM VIEW



SIDE VIEW



DETAIL A



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-220, VARIATION VJJD-5.
- 5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.