

DESCRIPTION

The MP2495 is a monolithic step-down switch mode converter with a programmable output current limit and an integrated input over-voltage protection switch. It achieves 2.0A continuous output current over a wide input supply range with excellent load and line regulation.

The maximum output current can be programmed by sensing current through the inductor DC resistance (DCR) or an accurate sense resistor.

Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown.

The MP2495 can survive high-voltage transients such as those found in automotive and industrial applications.

The MP2495 requires a minimum number of readily available standard external components. The MP2495 is available in a 16-pin SOIC package.

FEATURES



- Replaces External Transorb
- Input Surge Protection Up to 100V
- Programmable up to 2.0A Output Current
- Output Adjustable from 0.8V to 15V
- Programmable Output Current Limit without power loss
- 0.25Ω Internal Power MOSFET Switch
- Stable with Low ESR Output Ceramic Capacitors
- 95% Efficiency @ 500mA (Vo=5V)
- Fixed 700kHz Frequency
- Thermal Shutdown
- Cycle-by-Cycle Over Current Protection
- Available in a 16-Pin SOIC Package

APPLICATIONS

- USB Power Supplies
- Automotive Cigarette Lighter Adapters
- Power Supply for Linear Chargers

*All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. MPS® and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION




ORDERING INFORMATION

| Part Number* | Package | Top Marking |
|--------------|---------|-------------|
| MP2495DS | SOIC16 | MP2495DS |

* For Tape & Reel, add suffix -Z (e.g. MP2495DS-Z).

For RoHS compliant packaging, add suffix -LF (e.g. MP2495DS-LF-Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

| | |
|--|---------------------------------|
| Supply Voltage IN | 100V |
| IN to CTR | -0.3V to 100V |
| OUT to CTR | -0.3V to 45V |
| V _{DD} | 40V |
| V _{SW} | -0.3V to V _{DD} + 0.3V |
| V _{BST} | V _{SW} + 6.5V |
| V _{ISN} , V _{ISP} | 0V to 15V |
| All Other Pins | -0.3V to +6.5V |
| Continuous Power Dissipation (T _A = +25°C) ⁽²⁾ | 1.56W |
| Junction Temperature | 150°C |
| Lead Temperature | 260°C |
| Storage Temperature | -65°C to +150°C |

Recommended Operating Conditions ⁽³⁾

| | |
|---|----------------------------------|
| Input Voltage | 6.5V – 16V |
| V _{IN} Max Transient | 80V/100ms duration |
| Input Voltage | 6.5V to 18V |
| V _{IN} Max Transient | 70V/100ms duration |
| V _{DD} | 36V |
| Output Voltage V _{OUT} (V _{IN} > 16.5V) | 0.8V to 15V |
| Output Voltage V _{OUT} (V _{IN} ≤ 16.5V) | 0.8V to (V _{IN} - 1.5)V |
| Operating Junction Temp. (T _J) | -40°C to +125°C |

| | | |
|--|-----------------------|-----------------------|
| Thermal Resistance ⁽⁴⁾ | θ_{JA} | θ_{JC} |
| SOIC16 | 80 | 30 ... °C/W |

Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 12V$, $T_A = +25^{\circ}C$, unless otherwise noted.

| Parameters | Symbol | Condition | Min | Typ | Max | Units |
|--|----------------------|-------------------------------|-------|-------|-------|-------------|
| Feedback Voltage | V_{FB} | $4.5V \leq V_{IN} \leq 36V$ | 0.785 | 0.805 | 0.825 | V |
| Feedback Bias Current | $I_{BIAS(FB)}$ | $V_{FB} = 0.8V$ | | 10 | | nA |
| PWM Switch On Resistance | $R_{DS(ON)}$ | | | 0.25 | | Ω |
| OV Protection Switch On Resistance | | $V_{OUT} = V_{CTR}$ | | 0.3 | | Ω |
| Switch Leakage | | $V_{EN} = 0V$, $V_{SW} = 0V$ | | 0.1 | 10 | μA |
| Current Limit ⁽⁵⁾ | | | 2.2 | 2.6 | 3 | A |
| Oscillator Frequency | f_{SW} | $V_{FB} = 0.6V$ | 560 | 700 | 840 | KHz |
| Fold-Back Frequency | | $V_{FB} = 0V$ | | 200 | | KHz |
| Boot-Strap Voltage | $V_{BST} - V_{SW}$ | | | 5 | | V |
| Minimum On Time ⁽⁵⁾ | t_{ON} | $V_{FB} = 1V$ | | 100 | | ns |
| Under Voltage Lockout Threshold Rising | | | 3.0 | 3.3 | 3.6 | V |
| Under Voltage Lockout Threshold Hysteresis | | | | 200 | | mV |
| EN Input Low Voltage ⁽⁶⁾ | | | | | 0.4 | V |
| En Input High Voltage ⁽⁶⁾ | | | 1.8 | | | V |
| EN Input Bias Current ⁽⁶⁾ | | $V_{EN} = 0-6V$ | -10 | -2 | 10 | μA |
| Supply Current (Shutdown) | | $V_{EN} = 0V$ | | 4 | 10 | μA |
| Supply Current (Quiescent) | | $V_{EN} = 2V$, $V_{FB} = 1V$ | | 500 | 800 | μA |
| Thermal Shutdown ⁽⁵⁾ | | | | 150 | | $^{\circ}C$ |
| Current Sense Voltage | $V_{ISP} - V_{ISN}$ | V_{ISP} , V_{ISN} 0.4–15V | 90 | 100 | 110 | mV |
| Input Bias Current (ISN, ISP) | $I_{BIAS (ISN,ISP)}$ | V_{ISP} , V_{ISN} 0.4–15V | -1 | 0.1 | +1 | μA |

Note:










- 5) Guaranteed by design
 6) Enable function is only available for the MP2493DQ

PIN FUNCTIONS

| PIN # | Name | Description |
|-------|------|--|
| 1 | FB | Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets the output voltage. To prevent current limit run away during a short circuit fault condition the frequency-fold-back comparator lowers the oscillator frequency when the FB voltage is below 250mV. |
| 2 | SS | Connect to an external capacitor used for Soft-Start and compensation for current limiting loop. |
| 3 | ISP | Positive Current Sense |
| 4 | ISN | Negative Current Sense Input for load current limiting. |
| 5 | CTR | Control pin. Tie a zener diode from CTR to ground. The zener voltage should equal to normal output voltage. |
| 6 | N/C | No connection |
| 7 | IN | Input. Connect input power supply, which may have surge voltage to IN pin. |
| 8 | IN | Input. Connect input power supply, which may have surge voltage to IN pin. |
| 9 | OUT | Output Pin. Connect to VDD pin. |
| 10 | OUT | Output Pin. Connect to VDD pin. |
| 11 | N/C | No connection |
| 12 | BST | Bootstrap. This capacitor is needed to drive the power switch's gate above the supply voltage. It is connected between SW and BST pins to form a floating supply across the power switch driver. An on-chip regulator is used to charge up the external boot-strap capacitor. If the on-chip regulator is not strong enough, one optional diode can be connected from IN or OUT to charge the external boot-strap capacitor. |
| 13 | SW | Switch Output. It is the source of power device. |
| 14 | VDD | Supply Voltage By pass pin. This pin is also the output of the OV protection switch. The MP2495 operates from a +5V to +36V unregulated input. CIN is needed to prevent large voltage spikes from appearing at the input. Put CIN as close to the IC as possible. It is the drain of the internal power device and power supply for the whole chip. |
| 15 | GND | Ground. This pin is the voltage reference for the regulated output voltage. For this reason care must be taken in its layout. This node should be placed outside of the D1 to CIN ground path to prevent switching current spikes from inducing voltage noise into the part. |
| 16 | EN | On/Off Control Input. |

TYPICAL PERFORMANCE CHARACTERISTICS


C1=C2=4.7μF, C3=C4=10μF, C8=0.1μF, L=12μH, T_A=25°C, unless otherwise noted




TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

$V_{CTR}=12V$, $C1=C2=4.7\mu F$, $C3=C4=10\mu F$, $C8=0.1\mu F$, $L=12\mu H$, $T_A=25^\circ C$, unless otherwise noted


Clamp Voltage vs. $V_{DD} - V_{CTR}$



OVP On-resistance vs. $V_{DD} - V_{CTR}$



Single Pulse Power for 100°C Junction Temperature Rise




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{CTR}=12V$, $C1=C2=4.7\mu F$, $C3=C4=10\mu F$, $C8=0.1\mu F$, $L=12\mu H$, $T_A=25^\circ C$, unless otherwise noted

Clamp Down V_{DD}


$V_{IN}=12V$ plus 81V & 400ms pulse,
 $V_{OUT}=5V$, $I_{OUT}=1.8A$ Load



200ms/div

98V Input Single Pulse


$V_{IN}=12V$ plus 98V & 100ms pulse,
 $V_{OUT}=5V$, $I_{OUT}=1.8A$ Load



40ms/div

81V Continue Input Pulse


$V_{IN}=12V$ plus 81V & 400ms pulse,
 $V_{OUT}=5V$, $I_{OUT}=0A$ Load



2s/div

81V Continue Input Pulse


$V_{IN}=10V$ plus 72V pulse, with
 $V_{OUT}=5V$, $I_{OUT}=1.8A$ Load



2s/div

$T_A=-40^\circ C$ with Load


$V_{IN}=10V$ plus 72V pulse, with
 $V_{OUT}=5V$, $I_{OUT}=0A$ Load



200ms/div

$T_A=-40^\circ C$ without Load


$V_{IN}=10V$ plus 72V pulse, with
 $V_{OUT}=5V$, $I_{OUT}=1.6A$ Load



100ms/div

$T_A=+85^\circ C$ with Load


$V_{IN}=12V$ plus 80V & 400ms 2 pulse,
 $V_{OUT}=5V$, $I_{OUT}=1.8A$ Load



1s/div

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

C1=C2=4.7μF, C3=C4=10μF, C8=0.1μF, L=12μH, T_A=25°C, unless otherwise noted



OPERATION

Main Control Loop

The MP2495 is a current mode buck regulator. That is, the error amplifier (EA) output voltage is proportional to the peak inductor current.

At the beginning of a cycle, the integrated high side power switch M1 (Fig.1) is off; the EA output voltage is higher than the current sense amplifier output; and the current comparator's output is low. The rising edge of the 700KHz clock signal sets the RS Flip-Flop. Its output turns on M1 thus connecting the SW pin and inductor to the input supply.

The increasing inductor current is sensed and amplified by the Current Sense Amplifier. Ramp compensation is added to Current Sense Amplifier output and compared to the Error Amplifier output by the PWM Comparator. When the Current Sense Amplifier plus Slope Compensation signal exceeds the EA output voltage, the RS Flip-Flop is reset and the MP2495 reverts to its initial M1 off state.

If the Current Sense Amplifier plus Slope Compensation signal does not exceed the COMP voltage, then the falling edge of the CLK resets the Flip-Flop.

The output of the Error Amplifier integrates the voltage difference between the feedback and the 0.8V bandgap reference. The polarity is such that a FB pin voltage lower than 0.8V increases the EA output voltage. Since the EA output voltage is proportional to the peak inductor current, an increase in its voltage increases current delivered to the output. An external Schottky Diode (D1) carries the inductor current when M1 is off.

Load Current Limiting Loop

The output current information is sensed via the ISP and ISN pins. The regulation threshold is set at 100mV. If V_{SENSE} , the difference of V_{ISP} and V_{ISN} , is less than 100mV, the output voltage of the power supply will be set by the FB pin. If V_{SENSE} reaches 100mV, the current limit loop will pull down SS and regulate the output at a constant current determined by the external sense resistor. The external capacitor on SS pin is the dominant compensation capacitor for load current regulation loop. The capacitor has normal value of 100nF, which will put the bandwidth of load current regulation loop to be less than 1 kHz. When V_{SENSE} is higher than 100mV, SS will not drop down to the final regulation level immediately. It will cause the load current to be higher than the programmed level for a short period. A fast comparator is added to shut down power switch when the average load current is higher than 120% of the programmed current limit level.

An inductor DC resistance (DCR) or accurate sense resistor can be used for load current sensing.




Figure 1—Functional Block Diagram

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider is used to set the output voltage (see the schematic on front page). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Figure 1). Choose R1 to be around 300kΩ for optimal transient response. R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.8V} - 1}$$

Table 1—Resistor Selection for Common Output Voltages

| V _{OUT} (V) | R1 (kΩ) | R2 (kΩ) |
|----------------------|----------|------------|
| 1.8 | 300 (1%) | 240 (1%) |
| 2.5 | 300 (1%) | 141.1 (1%) |
| 3.3 | 300 (1%) | 96 (1%) |
| 5 | 300 (1%) | 57.1 (1%) |

Selecting the Inductor

A 1μH to 15μH inductor with a DC current rating of at least 25% percent higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor DC resistance should be less than 200mΩ. For most designs, the inductance value can be derived from the following equation.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{SW}}$$

Where ΔI_L is the inductor ripple current.

Choose inductor current ripple to be approximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Under light load conditions below 100mA, larger inductance is recommended for improved efficiency.

Selecting the Input Capacitor

The input capacitor reduces the surge current drawn from the input and also the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high frequency switching current from pass to the input. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 4.7μF capacitor is sufficient.

Selecting the Output Capacitor

The output capacitor keeps output voltage small and ensures regulation loop stability. The output capacitor impedance should be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended.

Selecting D2 Diode

The D2 Zener diode voltage is a reference voltage to control the clamp voltage of the OVP protection during a surge condition to choose the Zener voltage to be the same as the input voltage to reduce any OVP protection losses.

Refer to the typical operation curve on page 6 titled “Clamp Voltage vs. VDD-VCTR” to make sure the VDD voltage doesn’t exceed the maximum input voltage, when a surge voltage is applied to the OVP protection.

PC Board Layout

The high current paths (GND, IN and SW) should be placed very close to the device with short, direct and wide traces. The input capacitor needs to be as close as possible to the IN and GND pins. The external feedback resistors should be placed next to the FB pin. Keep the switching node SW short and away from the feedback network. ISN, ISP are sensitive nodes. Put the sensing components as close to the device as possible and keep them away from the high current and noisy paths such as GND, IN, SW). Match the trace and components on ISN, ISP paths as good as possible.

Output Current Sensing

The output current can be sensed through the DC resistance (DCR) of the inductor, as shown in Figure 2a.

In Figure 2a, the output current limit is set as:

$$I_{OUT} = \frac{100mV}{DCR} \times \frac{R_a + R_b}{R_b}$$

Where DCR is the DC resistance of the inductor winding.

In Figure 2a, it is desirable to keep

$$\frac{R_a \cdot R_b}{R_a + R_b} \times C_s = \frac{L1}{DCR}$$

If, there is no Rb:

$$R_a \times C_s = \frac{L1}{DCR}$$

For more accurate sensing, use a more accurate sense resistor, as in Figure 2b, where the output current limit is set as:

$$I_{OUT} = \frac{100mV}{R_{SENSE}}$$







Figure 2—Current Sensing Methods

PACKAGE INFORMATION


SOIC16




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AC.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.