



The Future of Analog IC Technology®

EV5455-L-00A

Peak Power Assist for Smart/AI-Enabled Speakers, Evaluation Board

DESCRIPTION

EV5455-L-00A Evaluation Board is designed to demonstrate the capabilities of MP5455. The MP5455 is designed as a peak power assist for low power applications, releasing energy as needed during peak loading events. The internal input-current-limit block with dv/dt control prevents inrush current during system start-up; the bus voltage start-up slew rate is programmable. MPS's patented power back-up control circuit minimizes the storage capacitor requirement. It pumps the input voltage to a higher storage voltage and releases the energy over a hold-up time to the system in the case of an input outage. The storage voltage and the release voltage are both programmable for different system requirements.

The MP5455 is available in a space QFN20 (3mmX4mm) package.

ELECTRICAL SPECIFICATION

Parameter	Symbol	Value	Units
Input Voltage	V_{IN}	3.5-5	V
Charge Voltage	V_{STRG}	23.5	V
Bus Release Voltage	$V_{RELEASE}$	3.2	V
Boost Inductor Peak Current	I_{CHARGE}	0.4	A
Buck Max Output Current	$I_{RELEASE}$	2	A

FEATURES

- Wide 2.7 to 7V Operating Input Range for MP5455
- 60mΩ Back to Back Switch for Input Current Limit Circuit and Reverse Current Blocking
- Reverse Current Protection
- 6V Bus Clamping Voltage
- Power on Reset
- Adjustable dv/dt Slew Rate for Bus Voltage Start-up
- Thermal Protection
- Available in an QFN20(3mmx4mm) Package

APPLICATIONS

- Peak Power Smoother for Smart Speakers
- Artificial Intelligence (AI)-Enabled Speakers
- Power Back-Up
- Battery Hold-Up Supplies

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance.

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

EV5455-L-00A EVALUATION BOARD




(L x W) 6.35cm x 6.35cm


Board Number	MPS IC Number
EV5455-L-00A	MP5455GL

Release

$I_B=2A$, $C_{STRG}=2 \times 100\mu F$



EVALUATION BOARD SCHEMATIC



EV5455-L-00A BILL OF MATERIALS


Qty	Ref	Value	Description	Package	Manufacturer	Manufacturer P/N
1	L1	4.7 μ H	4.7 μ H, DCR 19.5m Ω , 7A	SMD	Würth	744311470
1	R1	10.5k	Film Res., 1%	0603	Yageo	RC0603FR-0710K5L
1	R2	3.4k	Film Res., 1%	0603	Yageo	RC0603FR-073K4L
4	R3, R4, R5, R6	100k	Film Res., 1%	0603	Yageo	RC0603FR-07100KL
1	R7	953	Film Res., 1%	0603	Yageo	RC0603FR-07953RL
1	R8	0	Film Res., 1%	0603	Yageo	RC0603FR-07200KL
1	R9	200k	Film Res., 1%	0603	Royal	RL0603FR-07200KL
1	R10	6.98k	Film Res., 1%	0603	Yageo	RC0603FR-076K98L
2	C1, C5	100nF	Ceramic Cap., 25V, X7R	0603	Murata	GRM188R71E104KA01D
1	C2	22 μ F	Ceramic Cap., 10V, X5R	1206	Murata	GRM31CR61A226ME19L
1	C3	10nF	Ceramic Cap., 16V, X7R	0603	Murata	GRM188R71C103KA01D
2	C4, C8	1 μ F	Ceramic Cap,50V,X5R	0603	Yageo	CC0603KRX5R9BB106
1	C6	4.7 μ F	Ceramic Cap,50V,X7R	1206	Murata	GRM31CR71H475KA12L
2	C7A, C7B	100 μ F	50V/100 μ F	CD284	JH	ECR1HXY101M080011
0	D1	NC				
1	D2	SMA6J5.0A	TVS DIODE	SMA	VISHAY	SMA6J5.0A
1	U1	MP5455	MP5455GL	QFN20- 3mmx4m m	MPS	MP5455GL

EVB TEST RESULTS


Performance waveforms are tested on the evaluation board.

$V_{IN} = 3.5V$, $V_{STORAGE} = 23.5V$, $V_{RELEASE} = 3.2V$, For DCDC Converter: $V_{OUT} = 3.2V$, $L = 4.7\mu H$, $T_A = +25^\circ C$, unless otherwise noted.

V_{IN} Power On




ENCH Power On




Release

$I_B = 10mA$, $C_{STRG} = 2 \times 100\mu F$




Release

$I_B = 1A$, $C_{STRG} = 2 \times 100\mu F$




Release

$I_B = 2A$, $C_{STRG} = 2 \times 100\mu F$



Release



$I_B = 2A$, $C_{STRG} = 2 \times 220\mu F$



EVB TEST RESULTS

Performance waveforms are tested on the evaluation board.

$V_{IN} = 3.5V$, $V_{STORAGE} = 23.5V$, $V_{RELEASE} = 3.2V$, For DCDC Converter: $V_{OUT} = 3.2V$, $L = 4.7\mu H$, $T_A = +25^\circ C$, unless otherwise noted.



PRINTED CIRCUIT BOARD LAYOUT




Figure 1—Top Silk Layer




Figure 2—Top Layer




Figure 3—Bottom Layer

QUICK START GUIDE

The board layout accommodates most commonly used components.

1. Connect the positive and negative terminals of the load to VB and GND pins, respectively.
2. Preset Power Supply to 3.5V. Turn off Power Supply.
3. Connect Power Supply terminals to:
Positive (+): VIN
Negative (-): GND
4. Turn on Power Supply after making connections, MP5455 will charge the storage capacitor to 23.5V after DCDC converter completes start-up.
5. In order to observe the power release performance, following two methods can be applied:
Turn off the power supply.
Short VIN to GND directly. Note: make sure bench power supply have output current limiting when doing this test.
6. Use R1 and R2 to set release voltage:

$$V_{\text{RELEASE}} = 0.79\text{V} \times \frac{R1 + R2}{R2}$$

Similarly, R9 and R10 can be chosen for storage voltage setting:

$$V_{\text{STRG}} = 0.79\text{V} \times \frac{R9 + R10}{R10}$$

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.