MP6902
Synchronous Rectification Controller
Application Note

Prepared by Lei Miao

April 10th, 2013
ABSTRACT
This document will explain the operation principle and present the design procedure of MP6902 in detail.
MP6902 INTRODUCTION

MP6902 is a synchronous rectification controller designed for Flyback converters. By driving N-Channel MOSFET on the secondary side of an isolate/non-isolate Flyback converter, higher efficiency is achieved compared with traditional schottky diode rectification. This IC regulates the forward voltage drop of the MOSFET at ~70mV and switches it off as soon as the drain-source voltage of the rectifier becomes negative. At no/light load condition, the IC turns off the driver signal to save the driving loss.

![Figure 1 — Typical Application for MP6902 in Flyback Converter](image)

DRIVING METHOD AND OPERATION LOGIC

Figure 1 shows the typical application circuit of a Flyback converter with MP6902. The IC senses the drain-source voltage of the rectifier and compares it with internal turn-on threshold (-70mV) and turn-off threshold (-30mV) to determine the on/off timing for the SR (Synchronous Rectification) FET, see figure 2:

**Turn On Phase (t₁)**

When the switching current initiates in the SR FET, body-diode conducts which generates a voltage drop much higher than the turn-on threshold (-70mV) of the IC, this will trigger the driver turns on the MOSFET.

At the beginning of SR FET’s turn-on, switching current will transfer through the $R_{ds(ON)}$ and lead to the drain-source voltage drop rises, during which some oscillation will occur on $V_{DS}$ lead by the parasitic parameters (after $t₁$), in order to prevent the $V_{DS}$ ringing from triggering the driver turns off the SR FET, a turn on blanking time (~1.6μs) is applied in MP6902, during which the turn-off threshold of the driver will be increased to a fairly high level so that the voltage ringing on $V_{DS}$ won’t trigger it

**Conduction Phase (t₁ - t₄)**

As the drain-source voltage $V_{DS}$ ($I_{DS} \times R_{ds(ON)}$) change with the switching current, when the switching current drops to the level which makes $V_{DS}$ above -70mV (turn-on threshold) at $t₃$, the IC stops pulling up the gate driver which makes the driver voltage $V_{GS}$ of the SR FET drops, hence the $R_{ds(ON)}$ of SR FET increases and the voltage drop $V_{DS}$ is adjusted at ~70mV.

**Turn Off Phase (t₄ - t₅)**

When switching current keeps dropping to the level which make $V_{DS}$ trigger the turn-off threshold (-30mV), gate driver is turned off by the internal fast turn-off comparator. Once the SR FET is turned off, the switching current will flow through the body diode and lead to $V_{DS}$ trigger the turn-on threshold (-70mV) again, in order to avoid the gate driver re-turn on, a turn off blanking time is applied and force the gate driver’s off state lasts for at least ~200ns.
In figure 2, from \( t_1 \) to \( t_2 \) is the turn on blanking time which to prevent the \( V_{DS} \) ringing affect; from \( t_3 \) to \( t_4 \), gate voltage stops be pulled up by the driver, which begins to drop when \( V_{DS} \) rises higher than -70mV; at \( t_4 \) \( V_{DS} \) triggers -30mV turn off threshold, gate driver is fast pulled down; from \( t_5 \) to \( t_6 \), turn off blanking time forces gate driver remains turn off.

**Power Saving Mode at Light Load**

When the system is running with light load, rectifier conduction loss no longer dominates the secondary-side power loss, in which condition it is preferred the SR FET keeps off to save the driver loss.

MP6902 senses the secondary rectifier conduction duration \( t_{ON} \) each cycle, when \( t_{ON} \) keeps smaller than the internal light load timing \( t_{LL} \) (typical 2.2\( \mu \)s, programmable on LL pin) for more than ~100us, the IC will shutdown the gate driver and keeps it off until \( t_{ON} \) has increased to \( t_{LL} + t_{LL,H} \) (\( t_{LL,H} \) is the light load timing hysteresis, typical 0.2\( \mu \)s). Figure 3 and figure 4 show the procedure of MP6902 enter/exit light load mode.

**Figure 2 — Operation for MP6902 in Flyback Converter**

**Figure 3 — MP6902 Enters Light Load Mode**
COMPONENTS SELECTION AND DESIGN GUIDE

Components Design Procedure

From figure 1, the external components recommended for MP6902 in Flyback converter are:

- R3, series resistor in VD sensing line, typical 1kΩ to protect VD pin from excessive current flows into it when pin voltage goes below -0.7V (SR FET’s body diode conduction). Too large value of this resistor may delay the turn-on/off timing of the driver due to the parasitic capacitance on VD pin.
- R4, gate driver resistor for SR FET. An anti-parallel diode may be required when fast turn off speed of the gate is preferred.
- R5 and C5, LL pin resistor and capacitor used to program the light load timing $t_{LL}$, C5 is typically 1nF used to decouple the noise, R5 is selected from 30kΩ to 300kΩ to set the light load timing $t_{LL}$ as following:

$$t_{LL} = \frac{R5(\text{k} \Omega)}{100\text{k} \Omega} \cdot 2.2\mu s$$  \hspace{1cm} (1)

- C4, decouple capacitor for IC’s power supply, typical no smaller than 1μF
- EN pin of the IC is internal pulled up by the regulator from VDD with a ~15μA current source. Leave this pin open if unused. When use external signal to control EN, it is highly recommended the pull down current be larger than 15μA to make sure the EN pin can be pulled to low.
- R2 and D2, series resistor and diode from auxiliary winding which used as the power supply of IC. The VDD power voltage can be derived from:

$$V_{DD} = \frac{N_{au}}{N_s} \cdot V_{OUT}$$  \hspace{1cm} (2)

Where $N_s$ and $N_{au}$ are the turn counts for secondary and auxiliary winding, $V_{OUT}$ is the system output voltage.

When secondary rectifier is put on low-side, the power supply of MP6902 can be derived directly from output voltage.

Figure 5 shows another non-auxiliary winding power solution for MP6902, R2, R6, D3, Q3 forms an external LDO circuit, in which D3 provides the output clamp of the LDO, R6 (typical <1kΩ) limits the LDO current, while R2 provides the turn on signal for Q3, which can be selected as several tens kΩ. The D2 can also be connect to system output voltage (VOUT+) instead of transformer winding, when the LDO output is not high enough to power the VDD.
SR Driver Design Guide during System Transient

When the Flyback system is working during start-up, shutdown and OCP/Short, the SR driver IC may be turned off due to insufficient power supply lead by the system output drop out. In this case, the switching current will flow through the body diode of the SR FET, if the reverse recovery time of the body-diode is not as short as a Schottky, fairly large reverse current and voltage spike may be observed on the SR FET, especially in CCM condition.

![Figure 5](image_url) — Non-auxiliary Winding Power Solution for MP6902

- Parallel a small schottky diode on the SR FET. When the SR driver is turned off due to the system output drop out, the switching current will flow through the external schottky diode which has lower forward voltage drop and reverse recovery time compared with SR FET's body diode.
- Make the V_{DD} UVLO of the driver IC be crossed when system output is still fairly low. For example, design the V_{DD} of the SR driver IC be ~20V at steady state, so that the driver won't be shut down until the output voltage had dropped to ~30% according to (2) (the V_{DD} UVLO of the SR driver is ~6V). This could help to extend the SR driver's active state during system start-up or shutdown.

![Figure 6](image_url) — SR Driver V_{DD} Power Supply During System Transient

Figure 6 shows an example of SR driver power supply during system transient, although the system is switching as soon as the output voltage (V_{OUT}) is set up, the SR driver won’t stat to work until the power supply (V_{DD}) has crossed above the V_{DD} UVLO, before which the switching current will flow through the SR FET's body diode.

In order to avoid reverse current and voltage spike lead by the output voltage drop out, we can:

- Parallel a small schottky diode on the SR FET. When the SR driver is turned off due to the system output drop out, the switching current will flow through the external schottky diode which has lower forward voltage drop and reverse recovery time compared with SR FET’s body diode.
- Make the V_{DD} UVLO of the driver IC be crossed when system output is still fairly low. For example, design the V_{DD} of the SR driver IC be ~20V at steady state, so that the driver won’t be shut down until the output voltage had dropped to ~30% according to (2) (the V_{DD} UVLO of the SR driver is ~6V). This could help to extend the SR driver’s active state during system start-up or shutdown.
See figure 7 which SR driver startup earlier than in figure 6.

- Design the $V_{DD}$ power supply derived from secondary transformer winding as figure 5 shows. This will make the $V_{DD}$ power supply capacitor charged as soon as the system is switching, which means the $V_{DD}$ power supply voltage level rises much faster.

Figure 8 shows the simulation of the SR driver’s $V_{DD}$ power supply charge speed during system startup. In which $V_{DD1}$ is the SR driver’s power supply derived from transformer winding; $V_{DD2}$ is the power supply derived from auxiliary winding. From the comparison results, $V_{DD1}$ is charged as soon as the Flyback converter is switching ($V_D$ is the secondary side winding voltage), while $V_{DD2}$ follows the output voltage ($V_{OUT}$) charge speed, which is much slower.

Figure 9 is the experimental results of the SR driver start when system is during start-up or SCP, from which the simulation results in figure 8 is verified.

Figure 7 — Extend the SR Driver’s Active Duration

Figure 8 — SR Driver Power Supply Charge Speed Comparison at Startup
AN077 – MP6902 SYNCHRONOUS RECTIFICATION CONTROLLER

Time Scale: 100μs/div
CH1: VGS (5V/div)
CH2: VDS (10V/div)
CH3: VDD (5V/div)
CH4: ISR (5A/div)

(a) SR VDD power from auxiliary winding
(b) SR VDD power from external LDO circuit

Figure 9 — SR Driver Power Charge during System Start-up & SCP Recovery

RC Snubber Design Guide

Generally, we need a simple RC snubber network putting in parallel to the drain-source of the SR FET, which is responsible for damping the voltage overshoot lead by reverse current through the SR FET, see figure 10.

\[
\begin{align*}
\text{i}_{F}(t) &= \frac{V_D}{L_s} \\
\frac{di_F}{dt} &= \frac{V_D}{L_s}
\end{align*}
\]

Without Snubber

With Snubber

\[
\begin{align*}
\text{L}_{s} \frac{di_{LL}}{dt} &= V_D
\end{align*}
\]

Figure 10 — RC Snubber on SR MOSFET of Flyback Secondary Side

Figure 10 shows the equivalent model of the Flyback secondary side circuit with an RC snubber on SR FET, where \(V_D\) implies the secondary side voltage derived in equation (3), \(V_F\) is the drain-source voltage on SR FET, \(R_S\) and \(C_S\) forms the RC snubber network while \(L_S\) is the leakage inductance of the transformer secondary winding, \(C_P\) implies the stray capacitance of the secondary side circuit.

\[
V_D = V_{\text{OUT}} + V_{\text{IN, DC}} \cdot n
\]

Where \(V_{\text{OUT}}\) is the output voltage; \(V_{\text{IN, DC}}\) is the input DC voltage and \(n\) is the Flyback transformer turn-ratio.

a. Choose proper \(C_S\)

In order to simplify the analysis model of \(C_S\) impact on \(V_F(t)\), consider \(R_S\) as a constant 0, we can get figure 11 and equation (4) as following, where \(C_K\) implies “\(C_S+C_P\)" in figure 10.
Figure 11 — Simplified Equivalent Circuit for RC Snubber Network (R_s=0)

\[
\frac{d^2V_F(t)}{dt^2} + \frac{V_F(t)}{L_s \cdot C_K} = \frac{V_D}{L_s \cdot C_K}
\]

(4-a)

\[
V_F(0^+) = 0; \frac{dV_F(0^+)}{dt} = i_F(0^+) = i_r
\]

(4-b)

Where \(i_r\) is the peak reverse current through the SR MOSFET, which can be also find in figure 10.

From (4), the drain-source voltage through the SR MOSFET \(V_F\) is as follows:

\[
V_F(t) = V_D - V_D \cdot \cos(\omega_o \cdot t) + \frac{V_D}{L_s \cdot C_K} \cdot \sin(\omega_o \cdot t)
\]

(5-a)

\[
\omega_o = \frac{1}{\sqrt{L_s \cdot C_K}}; C_B = L_s \left(\frac{i_r}{V_D}\right)^2
\]

(5-b)

When \(\cos(\omega_o t)\) equals to 0, the \(V_F(t)\) gets to its maximum which implies the peak voltage spike on SR FET:

\[
V_{F, \text{MAX}} = V_D \cdot (1 + \frac{C_B}{C_K})
\]

(6)

Figure 12 — \(C_S\) Value Effect on the SR FET Voltage Spike

From (6) and figure 12, we can know by designing \(C_S\) larger, the damping effect on SR FET voltage spike will be better. But in real application, considering the power loss on RC snubber in (7), \(C_S\) is not recommended to be set too large. Generally we choose \(C_S\) as 2~3 times of \(C_P\) for a fairly well damping effect.

\[
P_{\text{Snubber}} = \frac{1}{2} \cdot V_D^2 \cdot C_S \cdot f_s
\]

(7)
b. Choose proper $R_S$

The analysis model of $R_S$ impact on $V_F(t)$ is much more complicated than $C_S$, due to the $C_S$ value is always selected much larger than $C_P$, figure 13 and (8) shows an simplified model for $R_S$ which neglects the $C_P$ impact.

![Figure 13 — Simplified Equivalent Circuit for RC Snubber Network ($C_P=0$)](image)

$$L_S \cdot C_S \cdot \frac{d^2 V_F(t)}{dt^2} + R_S \cdot C_S \cdot \frac{dV_F(t)}{dt} + V_F(t) = V_D$$  \hspace{1cm} (8-a)$$

$$V_F(0^+)=I \cdot R_S \cdot \frac{dV_F(0^+)}{dt} = \frac{I}{C_S} \cdot \frac{V_D}{L_S} - \frac{I}{R_S} \cdot \frac{C_S^2}{L_S}$$  \hspace{1cm} (8-b)$$

From (8), the drain-source voltage through the SR MOSFET $V_F$ is derived as follows:

$$V_F(t) = V_D - (V_D - R_S \cdot I_r) \left[ \cos(\omega \cdot t) - \frac{\alpha}{\omega} \sin(\omega \cdot t) \right] e^{-\omega t} + \frac{I}{C_S} \cdot \frac{1}{\omega} \cdot \sin(\omega \cdot t) \cdot e^{-\omega t}$$  \hspace{1cm} (9-a)$$

$$\omega = \sqrt{\frac{\omega_0^2 - \omega^2}{\omega}}; \alpha = \sqrt{\frac{1}{L_S} \cdot C_S}$$  \hspace{1cm} (9-b)$$

According to (9), by setting $dV_F(t)/dt=0$, the drain-source voltage spike across the SR FET will reach to its maximum when:

$$t = t_M = \frac{1}{\omega} \cdot \tan^{-1} \left[ \frac{(V_D - R_S \cdot I_r) \cdot 2 \alpha + \frac{I_r}{C_S}}{(V_D - R_S \cdot I_r) \cdot \omega^2 - \alpha^2 - \frac{I_r \cdot \alpha}{C_S \cdot \omega}} \right]$$  \hspace{1cm} (10)$$

Put (10) into (9), we can get the peak voltage spike on the SR FET with RC snubber is:

$$V_{F,\text{MAX}} = V_D + e^{-\omega t_m} \cdot \left( V_D - R_S \cdot I_r \right)^2 + \frac{2 \cdot \left(V_D - I_r \cdot R_S \right) \cdot l_r \cdot I_r^2}{C_S \cdot \omega_0^2 \cdot C_S^2}$$  \hspace{1cm} (11)$$

But $V_{F,\text{MAX}}$ in (11) is so complicated which can’t tell how $R_S$ affect this value, so we need further simplify (11) as follows:

$$V_{F,\text{MAX}} = V_D + V_D \cdot e^{\frac{x}{\sqrt{1-x^2-y^2}}} \cdot \sqrt{1-2xy + y^2}$$  \hspace{1cm} (12-a)$$

$$f(x,y) = \frac{(2x - 4x^2y + y) \cdot \sqrt{1-x^2}}{1-3xy - 2x^2 + 4x^3y}$$  \hspace{1cm} (12-b)$$

$$x = \frac{R_S \cdot l_r}{2 \cdot L_S \cdot C_S}; y = \frac{I_r \cdot \frac{L_S}{V_D}}{C_S}$$  \hspace{1cm} (12-c)$$

Once $C_S$ is selected, $y$ in (12) becomes a constant which makes $V_{F,\text{MAX}}$ a function of $x$. Figure 14 shows the drain-source peak voltage spike as function of $x$ and $y$, from which we can see with different $y$ value, $x$ that implies $R_S$ selection always has an optimized value which makes the drain-source peak voltage...
spike ($V_{F_{MAX}}$) minimum. With smaller $y$, the optimized $x$ value will be closer to 1; while with $y$ value becomes larger, $x$ needs to be selected smaller, which means smaller $R_S$ value needed.

![Figure 14 — $R_S$ Value Effect on the SR FET Voltage Spike](image)

c. How to determine $C_P$ and $L_S$

The analysis above implies how to select $R_S$ and $C_S$ to make the RC snubber network best fit the system according to different stray capacitance ($C_P$) and inductance ($L_S$). So before the RC snubber design started, we need to determine the $C_P$ and $L_S$ of the system which may be derived by the following simple method:

i. Keep RC snubber unconnected, parallel a capacitor $C_1$ on SR MOSFET and capture the drain-source voltage $V_{DS}$ oscillation frequency $f_{sw1}$ by oscillograph.

ii. Keep RC snubber unconnected, parallel a capacitor $C_2$ on SR MOSFET and capture the drain-source voltage $V_{DS}$ oscillation frequency $f_{sw2}$ by oscillograph.

iii. Calculate the $C_P$ and $L_S$ by the following equation:

\[
\frac{1}{f_{sw1}} = \frac{1}{2\pi \sqrt{L_S \cdot (C_p + C1)}} \quad (13-a)
\]

\[
\frac{1}{f_{sw2}} = \frac{1}{2\pi \sqrt{L_S \cdot (C_p + C2)}} \quad (13-b)
\]

Following is an example to determine $C_P$ and $L_S$ for a 20W universal input adapter application with CCM Flyback:
According to (13) and bench test results in figure 15, $C_P$ and $L_S$ can be calculated as $\sim 940\text{pF}$ and $\sim 0.2\text{\mu H}$.

d. Design Example for an optimized RC snubber network

A design example of RC snubber network for a 20W universal input adapter with CCM Flyback is as follows:
- Input AC voltage: $90\text{Vac} \sim 265\text{Vac}$ ($V_{IN\text{DC}}$: $120\text{V} \sim 380\text{V}$)
- Output DC voltage $V_{OUT}$: $5\text{V}$
- Transformer turn ratio $n$: 15 (From primary to secondary)
- Secondary stray capacitance and inductance: $C_P=940\text{pF}$, $L_S=0.2\text{\mu H}$, which is already got from (13) and figure 15.

The RC snubber network needs to be optimized based on the condition when drain-source voltage spike has its maximum value. For a universal input Flyback converter, the drain-source voltage spike will reach its maximum during system start-up with high line input, in which condition both CCM switching current and $V_D$ level is the highest.
Figure 16 shows the bench test result of the maximum voltage spike and reverse current ($I_{rr}$) during system start up at high-line input without RC snubber applied. Also based on the specification of this 20W Flyback converter, we can get:

$$I_{rr} \approx 2.8\text{A}$$

$$V_D = V_{OUT} + V_{IN, DC} / n \approx 30\text{V}$$

$$C_p \approx 940\text{pF}; L_s \approx 0.2\text{uH}$$

According to the analysis above, we choose $C_S$ as 2~3 times of $C_P$, in this design example, $C_S$ is selected as 2.2nF:

$$C_S = 2.2\text{nF}$$

So, from (12), now $y$ can be derived as:

$$y = \frac{I_{rr}}{V_D} \cdot \sqrt{\frac{L_s}{C_S}} = 0.89$$

With $y=0.9$, we can get the optimized RC snubber design is to make $x$ be ~0.7 according to figure 14:

$$x = \frac{R_S}{2 \cdot \sqrt{L_s / C_S}} \approx 0.7$$  \hspace{1cm} (14)

From (14), $R_S$ can be calculated which is ~13.3Ω. So connect the RC snubber network as $C_S=2.2\text{nF}$ & $R_S=13.3\Omega$, the maximum voltage spike on SR FET during system start-up at high line input is showed in figure 17, we can find over 30V voltage spike is damped by the RC snubber compared with in figure 16.

![Figure 17 — Maximum Voltage Spike during Start-Up at High Line Input with RC Snubber](image-url)
Figure 18 — Maximum Voltage Spike with different RS Value

Figure 18 shows the maximum voltage spike with the same CS but different RS value. We can find by choosing RS larger or smaller than the optimized value (13.3Ω), the maximum voltage spike will be larger.

SR Design Guide in CCM Flyback Application

It is required to pay more attention on the turn-off timing of the SR driver in CCM Flyback application. Figure 19 shows the operation of MP6902 in CCM Flyback system, when CCM turn-off of switching current ISD occurs at t1, the sensed drain-source voltage VDS on MP6902 will have a rapid increase which is lead by the voltage drop (VLK) on the parasitic inductance of the SR FET’s package:

$$ V_{DS} = -I_{SD} \cdot r_{ds(ON)} + V_{LK} $$  \hspace{1cm} (15)  

$$ V_{LK} = L_S \cdot \frac{dl}{dt} $$  \hspace{1cm} (16)

Where the LS is the parasitic inductance of the SR FET’s package, dl/dt is the switching current slew rate when CCM turn-off occurs. Due to the negative slew rate of dl/dt, V_LK is reverse polarity compared with the voltage drop on SR FET’s on resistance (r_{ds(ON)}).

For LS, figure 20 shows the typical LS value of a traditional TO220-3 package MOSFET simulated by Ansoft. For some SMD packages, such like SO8 and TO252, the LS is a bit smaller, which is in figure 21. The trace on the PCB layout will also bring in some leakage inductance, which is ~1nH/mm.

Figure 19 — Operation of MP6902 in CCM Flyback System
For the CCM switch current turn-off slew rate $\frac{dl}{dt}$, it can be derived as:

$$\frac{dl}{dt} = \frac{V_D}{L_S}$$ (17)

$$V_D = V_{OUT} + \frac{V_{IN,DC}}{n}$$ (18)

Where $V_D$ is the Flyback secondary side voltage, $V_{IN,DC}$ is the input DC voltage, $n$ is the transformer turn ratio from primary to secondary, $L_S$ is the leakage inductance of the secondary transformer winding, which can be estimated as $\sim2\%-3\%$ of the secondary winding inductance.

Following is an example for a 20W universal input adapter application with CCM Flyback:

- Input AC voltage: $90V_{ac} \sim 265V_{ac}$ ($V_{IN,DC}$: $120V \sim 380V$)
- Output DC voltage $V_{OUT}$: 5V
- Primary winding inductance $L_m$: 1.8mH (leakage inductance: $\sim2\%-3\%$ of $L_m$)
- Transformer turn ratio: 15 (From primary to secondary)
- Switching Frequency: $\sim 60$kHz
Derived from (17) and (18), the secondary CCM turn-off $\frac{dl}{dt}$ for this case is around $60\text{A/\mu s} - 150\text{A/\mu s}$ due to the different input. With a TO220 package SR FET (~6.5nH package inductance at 60kHz from figure 20), the voltage drop on package inductance $V_L$ will be $400\text{mV} - 900\text{mV}$ according to (16). This voltage drop is much larger compared with the voltage drop on $r_{ds(ON)}$ and dominate the $V_{DS}$ in (15) trigger -30mV turn-off threshold of the IC affirmatively.

Figure 22 shows the test verification results for this 20W Flyback converter at low-line input, the drain-source voltage across SR FET rises to above 500mV as soon as the CCM current turn-off occurs, the CCM $\frac{dl}{dt}$ is ~$60\text{A/\mu s}$.

![Figure 22 — Drain-Source Voltage Bounce at CCM Current Turn-Off Falling Edge](image)

From above analysis, in CCM Flyback application, the MP6902’s turn off threshold is always tend to be triggered when the secondary CCM current turn-off falling edge occurs ($t_1$ in figure 19).

![Figure 23 — CCM Turn Off of MP6902 in Flyback Converter](image)

Figure 23 shows the different turn-off timing of the SR FET gate driver which affect the switching current ($I_{SD}$).

In figure 23(a), reverse current (shoot through) occurs due to the gate driver $V_{GS}$ is turned off after switching current $I_{SD}$ crosses zero (at $t_2$).
Although the IC’s turn off threshold (-30mV) is triggered when switching current CCM turn-off occurs at \( t_1 \), there is always a time delay between \( t_1 \) and gate driver’s turn-off, which is so-called turn off delay (\( t_{D\_off} \)), the \( t_{D\_off} \) mainly include:

- Internal Logic Delay: the SR driver IC’s response time, which is internal fixed.
- Gate Driver Falling Time: the time for the driver IC to pull down the SR FET’s gate, depend on the dynamic characteristics of the MOSFET (\( Q_g \) etc.).

![Turn-Off Delay vs. Load](image)

**Figure 24 — Turn off Delay vs. \( C_{LOAD} \) for MP6902**

Figure 24 shows the typical turn off delay of MP6902 with different capacitor load on gate driver. If this turn off delay is smaller than the CCM current turn-off falling time (\( t_f \), from \( t_1 \) to \( t_2 \) in figure 23), no shoot through occurs, such like in figure 23(b).

The CCM current turn-off falling time in figure 23 can be derived as:

\[
 t_f = \frac{l_f}{\frac{dI}{dt}}
\]  

Where \( l_f \) is switching current level when the CCM turn off occurs, \( dI/dt \) is the turn-off current slew rate which can be derived from (17).

In Flyback CCM operation, \( l_f \) can be calculated as:

\[
l_f = \frac{l_{OUT}}{1-\frac{n \cdot V_{OUT}}{V_{IN\_DC}+n \cdot V_{OUT}}} - \frac{n^2 \cdot V_{OUT}}{2 \cdot L_m \cdot f_s} \left(1-\frac{n \cdot V_{OUT}}{V_{IN\_DC}+n \cdot V_{OUT}}\right)
\]  

Where \( L_m \) is the transformer primary winding inductance, \( l_{OUT} \) is the output current and \( f_s \) is the system switching frequency.

From figure 23, known that in order to avoid reverse current lead by shoot through in CCM Flyback with MP6902, it is preferred \( t_{D\_off} \leq t_f \) to make sure the gate driver be pulled down before switching current drops to zero.

But when the Flyback system operates in CrCM, in which condition \( l_f \) in (20) is nearly zero, the reverse current (\( l_r \)) lead by shoot through will easily occurred, see figure 25:

\[
l_r = \frac{dl}{dt} \cdot (t_{D\_off} - t_f) \approx \frac{dl}{dt} \cdot t_{D\_off}
\]  

When apply MP6902 in a CCM Flyback system, we need always to take such critical (CrCM) conditions into consideration, which may has highest reverse current or voltage spike.
Basically there are two critical conditions which need to pay attention to:

i. At steady state: with the input voltage when the system is working in CrCM at full load condition.

ii. At system transient (start-up etc.): system output start-up with maximum input voltage, during which the system may also works in CrCM.

Following are some design guides which to reduce the reverse current and voltage spike on SR FET for these critical conditions:

- Design proper snubber network on SR FET to absorb the energy lead by the reverse current to avoid high voltage spike on MOSFET. Refer to “RC Snubber Design Guide” section.

- Select the SR FET with smaller $Q_g$, which help to reduce the $t_{D\_off}$. Basically we can evaluate our desired $t_{D\_off}$ based on figure 14 and equation (12):

  For example, if we hope the maximum voltage spike $V_{F\_MAX}$ be less than 1.5 times of $V_D$, then known from figure 14, to get $V_{F\_MAX}/V_D \leq 1.5$, we need to design $y \leq 1$:

  $y = \frac{I_r}{V_b} \cdot \frac{L_s}{C_s} \leq 1$

  Because $L_s$, $C_s$ (selected as 2~3 times of $C_p$, can preset a certain value) value is already known, we can get the desired reverse current level as follows:

  $I_r \leq V_b \cdot \frac{C_s}{L_s}$

  According to equation (21) for the reverse current in critical condition, the desired $t_{D\_off}$ is finally derived as:

  $t_{D\_off} \leq \frac{V_b \cdot C_s}{dl/dt}$

- Add totem-pole circuit on driver to increase the sink ability, which could help to decrease the gate driver falling time during turn-off.

- According to (17), increase the leakage inductance of the transformer is an effective way to make $dl/dt$ smaller. A small saturable core put in series with the primary winding is also helpful to decrease the $dl/dt$. 

---

Figure 25 — CrCM Turn off of MP6902 in Flyback Converter
By above actions, we need to make sure that the BV of the SR FET never be crossed in such critical conditions to ensure the system’s safety with MP6902.

**CCM Flyback SR Design Example with MP6902**

A detailed Flyback SR design example based on a 20W universal input adapter will be presented in this section. The system specification is as following:

- Input Voltage $V_{IN\_DC}$: 120V to 380V (85VAC to 265VAC)
- Output DC voltage $V_{OUT}$: 5V
- Output Current $I_{OUT}$: 4A
- Transformer turn ratio $n$: 15
- Transformer inductance $L_m$: 1.8mH
- Switching frequency $f_s$: 60kHz max
- Secondary-side leakage inductance $L_S$: ~0.2uH (Refer to “RC Snubber Design Guide” section for how to get this value)
- RC snubber Capacitor $C_S$: 2~3 times of $C_P$, preset as 2.2nF

This Flyback system is designed to operate in CCM at full load with low line input, while at high line input, the system will always operate in DCM at steady state.

So considering the CCM operation, get the secondary CCM current turn-off slew rate $dl/dt$ according to (17) and (18):

\[
\frac{dl}{dt} = \frac{V_D}{L_s} = \frac{V_{OUT} + V_{IN\_DC}/n}{L_s}
\]

![Figure 26 — Secondary CCM Current Slew Rate](image)

Figure 26 shows the SR CCM current slew rate. Because the system is designed work at CrCM at full load in ~170VAC (240V DC) input, the critical conditions which may occur highest reverse current or voltage spike for this case is:

1. Steady state: 170VAC (240V DC) input, full load condition. (~100A/us $dl/dt$ according to figure 25)
2. System start up: 265VAC (380V DC) input, full load condition. (~150A/us $dl/dt$ according to figure 25)

For this 5V output Flyback system, the maximum $V_D$ from (18) will be ~30V, so a 60V MOSFET is selected. Considering 25% margin for the BV of the SR FET, it is desired that the maximum voltage spike on SR FET ($V_{F\_MAX}$) be less than ~45V, which means $V_{F\_MAX}/V_D \leq 1.5$.

So from figure 14 and equation (12), to make $V_{F\_MAX}/V_D \leq 1.5$, the y value in (12) should follow:
\[ y = \frac{I_{rr}}{V_D} \cdot \sqrt{\frac{L_s}{C_s}} \leq 1 \quad (22-a) \]

\[ L_s = 0.2 \mu H; C_s = 2.2 nF \quad (22-b) \]

Put (21) and (22) into the two critical conditions for this case:

1. Steady state, 170VAC (240V DC) input:
   \[ I_{rr} = t_{D\_off} \cdot 100 A/\mu s \leq 2.2 A \quad (23-a) \]

2. System start up, 265VAC (380V DC) input:
   \[ I_{rr} = t_{D\_off} \cdot 150 A/\mu s \leq 3.15 A \quad (23-b) \]

From (23), we can get the desired \( T_{D\_off} \) for this case is ~22ns. Then select the 60V SR MOSFET as AM90N06 from Analog Power, which has about 25ns turn-off delay according to figure 24.

After determine the \( t_{D\_off} \), maximum \( I_{rr} \) can be get then from (21). Then design the \( R_s \) for the RC snubber network (refer to “RC Snubber Design Guide” section), which is ~12\( \Omega \).

Verify the design in bench test for the two critical conditions, check the reverse current and voltage spike which is in figure 27 and figure 28.

From the bench verification results, we can see that the reverse current and voltage spike in both critical conditions are within the desired target.

![Figure 27 — Reverse Current and Voltage Spike in the Critical Condition (Steady State)](image-url)
Time Scale: 10μs/div
CH1: V_{GS} (5V/div)
CH2: V_{DS} (10V/div)
CH4: I_{SR} (5A/div)

Time Scale: 20ns/div
CH1: V_{GS} (2V/div)
CH2: V_{DS} (10V/div)
CH4: I_{SR} (1A/div)

V_{F\text{ MAX}} = 42.1V; I_{r} = 2.89A

(a) V_{IN}=2650VAC Start Up Overview
(a) V_{IN}=265VAC Start Up Zoom-view

Figure 28 — Reverse Current and Voltage Spike in the Critical Condition (Start Up)

Sometimes you may find some error between the calculation and experimental results, which makes the bench verified reverse current and voltage spike exceed your desired target, or you may find the calculated t_{D\text{ off}} from (22) and (23) is so small which you can't select proper SR MOSFET. In these cases, you may need to:

- Select the C_{S} larger, recalculate the desired I_{r} and t_{D\text{ off}} according to (22) and (23). Recalculate R_{S} for the RC snubber.
- Make the L_{S} larger, recalculate the dI/dt in (17) and desired I_{r}, t_{D\text{ off}} according to (22) and (23). Recalculate R_{S} for the RC snubber.

Figure 29 shows the summarized design procedure for applying MP6902 in CCM Flyback system.
Figure 29 — MP6902 Design Procedure in CCM Flyback System

LAYOUT CONSIDERATIONS

Listed below are the main recommendations which should be taken into considerations when designing the PCB with SR driver in a Flyback converter:

Sensing for $V_D/V_{SS}$

The sensing connections ($V_D/V_{SS}$ pin) must be as close as possible to the MOSFET (drain/source). Make the sensing loop as small as possible, put the IC out of the power loop to make sure the sensing loop and power loop won’t interfere each other. (See figure 30)

Figure 30 — Voltage Sensing for $V_D/V_{SS}$ on SR Driver
**V\text{DD} Decoupling Capacitor**

A decoupling ceramic capacitor (no small than 1uF) from V\text{DD} to PGND is recommended to be put close to the IC in order to get adequate filtering.

**Gate Driver Loop**

In order to minimize the parasitic inductance, the gate driver loop is recommended to be as small as possible. Leave the driver signal far away from the V\text{D} sensing trace on the layout.

**Layout Example**

Figure 31 shows a layout example of single layer with a through-hole transformer and TO220 package SR FET, correspond with the application circuit in figure 1 (R\text{SN} and C\text{SN} are the RC snubber network for the SR FET).

The sensing loop (V\text{D}/V\text{SS} pin to the SR FET) is minimized and separate from the power loop, V\text{DD} decoupling capacitor (C4) is put just beside the V\text{DD} pin.

Figure 32 shows another layout example of single layer with a PowerPAK/SO8 package SR FET, which also has a minimized sensing loop and power loop without interfering each other.
Figure 32 — Single Layer with Power PAK/SO8 Package SR FET